summaryrefslogtreecommitdiffstats
path: root/compiler/dex/quick/arm64
diff options
context:
space:
mode:
Diffstat (limited to 'compiler/dex/quick/arm64')
-rw-r--r--compiler/dex/quick/arm64/codegen_arm64.h4
-rw-r--r--compiler/dex/quick/arm64/target_arm64.cc11
2 files changed, 6 insertions, 9 deletions
diff --git a/compiler/dex/quick/arm64/codegen_arm64.h b/compiler/dex/quick/arm64/codegen_arm64.h
index 0570332..016cb0f 100644
--- a/compiler/dex/quick/arm64/codegen_arm64.h
+++ b/compiler/dex/quick/arm64/codegen_arm64.h
@@ -275,7 +275,7 @@ class Arm64Mir2Lir FINAL : public Mir2Lir {
void CleanupCodeGenData() QC_WEAK;
-private:
+ private:
/**
* @brief Given register xNN (dNN), returns register wNN (sNN).
* @param reg #RegStorage containing a Solo64 input register (e.g. @c x1 or @c d2).
@@ -423,7 +423,7 @@ private:
void Cleanup() QC_WEAK;
-private:
+ private:
static uint32_t ProcessMoreEncodings(const A64EncodingMap* encoder, int i, uint32_t operand) QC_WEAK;
static const A64EncodingMap* GetEncoder(int opcode) QC_WEAK;
diff --git a/compiler/dex/quick/arm64/target_arm64.cc b/compiler/dex/quick/arm64/target_arm64.cc
index bf40c54..f772572 100644
--- a/compiler/dex/quick/arm64/target_arm64.cc
+++ b/compiler/dex/quick/arm64/target_arm64.cc
@@ -140,9 +140,8 @@ RegStorage Arm64Mir2Lir::TargetReg(SpecialTargetRegister reg) {
return res_reg;
}
-void Arm64Mir2Lir::CompilerPostInitializeRegAlloc()
-{
- //nothing here
+void Arm64Mir2Lir::CompilerPostInitializeRegAlloc() {
+ // nothing here
}
/*
@@ -624,12 +623,10 @@ Arm64Mir2Lir::Arm64Mir2Lir(CompilationUnit* cu, MIRGraph* mir_graph, ArenaAlloca
Arm64Mir2LirPostInit(this);
}
-void Arm64Mir2Lir::CleanupCodeGenData()
-{
+void Arm64Mir2Lir::CleanupCodeGenData() {
}
-Arm64Mir2Lir::~Arm64Mir2Lir()
-{
+Arm64Mir2Lir::~Arm64Mir2Lir() {
CleanupCodeGenData();
}