| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | AArch64: Implement InexpensiveConstant methods. | Matteo Franchin | 2014-08-04 | 1 | -48/+158 |
| * | AArch64: Add inlining support for ceil(), floor(), rint(), round() | Serban Constantinescu | 2014-08-04 | 1 | -2/+2 |
| * | Merge "AArch64: Remove unnecessary work around for sp." | Andreas Gampe | 2014-08-01 | 1 | -13/+15 |
| |\ |
|
| | * | AArch64: Remove unnecessary work around for sp. | Zheng Xu | 2014-08-04 | 1 | -13/+15 |
| * | | Revert "Revert "Enable Load Store Elimination for ARM and ARM64"" | Serban Constantinescu | 2014-07-28 | 1 | -0/+20 |
| |/ |
|
| * | ART: Rework quick entrypoint code in Mir2Lir, cleanup | Andreas Gampe | 2014-07-28 | 1 | -25/+2 |
| * | Revert "Enable Load Store Elimination for ARM and ARM64" | Bill Buzbee | 2014-07-27 | 1 | -20/+0 |
| * | Enable Load Store Elimination for ARM and ARM64 | Serban Constantinescu | 2014-07-27 | 1 | -0/+20 |
| * | Merge "AArch64: Fix and enable reverseBytes intrinsic." | Andreas Gampe | 2014-07-11 | 1 | -1/+3 |
| |\ |
|
| | * | AArch64: Fix and enable reverseBytes intrinsic. | Zheng Xu | 2014-07-10 | 1 | -1/+3 |
| * | | Replace memory barriers to better reflect Java needs. | Hans Boehm | 2014-07-11 | 1 | -8/+8 |
| |/ |
|
| * | Aarch64: fix references handling in Load*Indexed. | Matteo Franchin | 2014-07-06 | 1 | -17/+11 |
| * | AArch64: Enable Inlining. | Serban Constantinescu | 2014-07-04 | 1 | -6/+28 |
| * | Register promotion support for 64-bit targets | buzbee | 2014-07-03 | 1 | -0/+1 |
| * | Merge "ART: Quick compiler: More size checks, add TargetReg variants" | Andreas Gampe | 2014-07-01 | 1 | -6/+10 |
| |\ |
|
| | * | ART: Quick compiler: More size checks, add TargetReg variants | Andreas Gampe | 2014-07-01 | 1 | -6/+10 |
| * | | AArch64: Fix OpRegRegImm64 add/sub for large negative imm. | Vladimir Marko | 2014-07-01 | 1 | -1/+1 |
| |/ |
|
| * | AArch64: Rename A64_/A32_ register prefix to x/w. | Zheng Xu | 2014-06-30 | 1 | -3/+3 |
| * | Merge "AArch64: implement easy division and reminder." | Bill Buzbee | 2014-06-26 | 1 | -1/+1 |
| |\ |
|
| | * | AArch64: implement easy division and reminder. | Matteo Franchin | 2014-06-19 | 1 | -1/+1 |
| * | | Revert "Revert "ART: Split out more cases of Load/StoreRef, volatile as param... | Andreas Gampe | 2014-06-24 | 1 | -19/+53 |
| * | | Revert "ART: Split out more cases of Load/StoreRef, volatile as parameter" | Andreas Gampe | 2014-06-24 | 1 | -53/+19 |
| * | | ART: Split out more cases of Load/StoreRef, volatile as parameter | Andreas Gampe | 2014-06-23 | 1 | -19/+53 |
| |/ |
|
| * | ART: Start implementation of OpRegRegRegExtend for ARM64 | Andreas Gampe | 2014-06-19 | 1 | -9/+41 |
| * | ART: Reserve 8B for float literals on ARM64 | Andreas Gampe | 2014-06-18 | 1 | -1/+2 |
| * | ART: Change rrr add and sub for ARM64 | Andreas Gampe | 2014-06-18 | 1 | -3/+11 |
| * | AArch64: improve 64-bit immediates loads. | Matteo Franchin | 2014-06-16 | 1 | -39/+111 |
| * | Arm64 hard-float | buzbee | 2014-06-16 | 1 | -5/+16 |
| * | AArch64: Add support for inlined methods | Serban Constantinescu | 2014-06-12 | 1 | -2/+2 |
| * | AArch64: Enable MOVE_*, some CONST_*, CMP_*. | Zheng Xu | 2014-06-12 | 1 | -7/+43 |
| * | Merge "Rewrite use/def masks to support 128 bits." | Vladimir Marko | 2014-06-10 | 1 | -5/+7 |
| |\ |
|
| | * | Rewrite use/def masks to support 128 bits. | Vladimir Marko | 2014-06-12 | 1 | -5/+7 |
| * | | Merge "ART: arm64 explicit stack overflow checks" | Bill Buzbee | 2014-06-11 | 1 | -1/+36 |
| |\ \ |
|
| | * | | ART: arm64 explicit stack overflow checks | Stuart Monteith | 2014-06-12 | 1 | -1/+36 |
| | |/ |
|
| * | | AArch64: fix MarkGCCard, enabling more MIR opcodes. | Matteo Franchin | 2014-06-10 | 1 | -1/+0 |
| |/ |
|
| * | AArch64: Fix kOpLsl, rem-float/double. | Zheng Xu | 2014-06-09 | 1 | -3/+3 |
| * | AArch64: fixing some assertions. | Matteo Franchin | 2014-05-29 | 1 | -42/+55 |
| * | AArch64: Enable LONG_* and INT_* opcodes. | Serban Constantinescu | 2014-05-22 | 1 | -10/+14 |
| * | AArch64: fixes in A64 code generation. | Matteo Franchin | 2014-05-19 | 1 | -136/+72 |
| * | ART: Add more ThreadOffset in Mir2Lir and backends | Andreas Gampe | 2014-05-12 | 1 | -1/+6 |
| * | Use atomic load/store for volatile IGET/IPUT/SGET/SPUT. | Vladimir Marko | 2014-05-08 | 1 | -1/+15 |
| * | AArch64: Change arm64 backend to produce A64 code. | Matteo Franchin | 2014-05-07 | 1 | -697/+631 |
| * | Cleanup ARM load/store wide and remove unused param s_reg. | Vladimir Marko | 2014-05-07 | 1 | -9/+9 |
| * | Remove LoadBaseDispWide and StoreBaseDispWide. | Vladimir Marko | 2014-05-07 | 1 | -11/+0 |
| * | AArch64: Added arm64 quick backend as an arm clone. | Matteo Franchin | 2014-05-06 | 1 | -0/+1149 |
