blob: a370b8ded92d5d4572919cd27e3dcc56b057a06b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
|
/*
* Copyright (C) 2014 The Android Open Source Project
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef ART_DISASSEMBLER_DISASSEMBLER_ARM64_H_
#define ART_DISASSEMBLER_DISASSEMBLER_ARM64_H_
#include "disassembler.h"
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wshadow"
#include "a64/decoder-a64.h"
#include "a64/disasm-a64.h"
#pragma GCC diagnostic pop
namespace art {
namespace arm64 {
class CustomDisassembler FINAL : public vixl::Disassembler {
public:
explicit CustomDisassembler(bool read_literals) :
vixl::Disassembler(), read_literals_(read_literals) {}
// Use register aliases in the disassembly.
virtual void AppendRegisterNameToOutput(const vixl::Instruction* instr,
const vixl::CPURegister& reg) OVERRIDE;
// Improve the disassembly of literal load instructions.
virtual void VisitLoadLiteral(const vixl::Instruction* instr) OVERRIDE;
private:
// Indicate if the disassembler should read data loaded from literal pools.
// This should only be enabled if reading the target of literal loads is safe.
// Here are possible outputs when the option is on or off:
// read_literals_ | disassembly
// true | 0x72681558: 1c000acb ldr s11, pc+344 (addr 0x726816b0)
// false | 0x72681558: 1c000acb ldr s11, pc+344 (addr 0x726816b0) (3.40282e+38)
const bool read_literals_;
};
class DisassemblerArm64 FINAL : public Disassembler {
public:
// TODO: Update this code once VIXL provides the ability to map code addresses
// to disassemble as a different address (the way FormatInstructionPointer()
// does).
explicit DisassemblerArm64(DisassemblerOptions* options) :
Disassembler(options), disasm(options->can_read_literals_) {
decoder.AppendVisitor(&disasm);
}
size_t Dump(std::ostream& os, const uint8_t* begin) OVERRIDE;
void Dump(std::ostream& os, const uint8_t* begin, const uint8_t* end) OVERRIDE;
private:
vixl::Decoder decoder;
CustomDisassembler disasm;
DISALLOW_COPY_AND_ASSIGN(DisassemblerArm64);
};
} // namespace arm64
} // namespace art
#endif // ART_DISASSEMBLER_DISASSEMBLER_ARM64_H_
|
