summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorNaresh Babu Saladi <c_nsalad@quicinc.com>2009-08-19 11:56:47 -0700
committerNaresh Babu Saladi <c_nsalad@quicinc.com>2009-08-19 11:56:47 -0700
commitece132020b3a7bdb99e98da0de9fe997fe5fe7f0 (patch)
tree3e08468de6ac16692c3f1cc825e6dc7302931521
parent6358065d732cf4c5eb49e52487f87b56ac607168 (diff)
downloadbionic-ece132020b3a7bdb99e98da0de9fe997fe5fe7f0.zip
bionic-ece132020b3a7bdb99e98da0de9fe997fe5fe7f0.tar.gz
bionic-ece132020b3a7bdb99e98da0de9fe997fe5fe7f0.tar.bz2
memcpy: change pre-load instruction to use source address register
In case of 32-bit aligned memcpy, pre-load the contents of source. Currently, pre-load instruction uses register r12, which doesn't point to source address and thus effectively a no-op in the code.
-rw-r--r--libc/arch-arm/bionic/memcpy.S2
1 files changed, 1 insertions, 1 deletions
diff --git a/libc/arch-arm/bionic/memcpy.S b/libc/arch-arm/bionic/memcpy.S
index 1e8f5f6..215d76e 100644
--- a/libc/arch-arm/bionic/memcpy.S
+++ b/libc/arch-arm/bionic/memcpy.S
@@ -141,7 +141,7 @@ cached_aligned32:
*/
1: ldmia r1!, { r4-r11 }
- PLD [r12, #32]
+ PLD [r1, #32]
subs r2, r2, #32
stmia r0!, { r4-r11 }