summaryrefslogtreecommitdiffstats
path: root/libc/kernel/arch-sh/asm/mmu_context_64.h
diff options
context:
space:
mode:
authorThe Android Open Source Project <initial-contribution@android.com>2010-05-03 15:33:05 -0700
committerThe Android Open Source Project <initial-contribution@android.com>2010-05-03 15:33:05 -0700
commitf450fa5f991af3c0814f96265cb3b2aafdce2309 (patch)
tree1f0e549863606fb8e11215061ad5dde0f37b50cd /libc/kernel/arch-sh/asm/mmu_context_64.h
parent5ef5272be985dfdeafa86077c306f6b64d334240 (diff)
parent0be7eda75a14815aaa3e5cd5d5d4e5d25dc35d1c (diff)
downloadbionic-f450fa5f991af3c0814f96265cb3b2aafdce2309.zip
bionic-f450fa5f991af3c0814f96265cb3b2aafdce2309.tar.gz
bionic-f450fa5f991af3c0814f96265cb3b2aafdce2309.tar.bz2
merge from open-source master
Change-Id: If02d33af51017dbd85e91c79ac2e848eda6cf253
Diffstat (limited to 'libc/kernel/arch-sh/asm/mmu_context_64.h')
-rw-r--r--libc/kernel/arch-sh/asm/mmu_context_64.h24
1 files changed, 24 insertions, 0 deletions
diff --git a/libc/kernel/arch-sh/asm/mmu_context_64.h b/libc/kernel/arch-sh/asm/mmu_context_64.h
new file mode 100644
index 0000000..d7744be
--- /dev/null
+++ b/libc/kernel/arch-sh/asm/mmu_context_64.h
@@ -0,0 +1,24 @@
+/****************************************************************************
+ ****************************************************************************
+ ***
+ *** This header was automatically generated from a Linux kernel header
+ *** of the same name, to make information necessary for userspace to
+ *** call into the kernel available to libc. It contains only constants,
+ *** structures, and macros generated from the original header, and thus,
+ *** contains no copyrightable information.
+ ***
+ ****************************************************************************
+ ****************************************************************************/
+#ifndef __ASM_SH_MMU_CONTEXT_64_H
+#define __ASM_SH_MMU_CONTEXT_64_H
+
+#include <cpu/registers.h>
+#include <asm/cacheflush.h>
+
+#define SR_ASID_MASK 0xffffffffff00ffffULL
+#define SR_ASID_SHIFT 16
+
+#define set_TTB(pgd) (mmu_pdtp_cache = (pgd))
+#define get_TTB() (mmu_pdtp_cache)
+
+#endif