summaryrefslogtreecommitdiffstats
path: root/libc/arch-mips/bionic/_setjmp.S
blob: 4465cd20ece003e828dda7d0ec12cc6fd239cbd5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
/*	$OpenBSD: _setjmp.S,v 1.4 2005/08/07 16:40:15 espie Exp $ */

/*
 * Copyright (c) 2002 Opsycon AB  (www.opsycon.se / www.opsycon.com)
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. Neither the name of Opsycon AB nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS
 * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 */

#include <private/bionic_asm.h>
#include <machine/regnum.h>
#include <machine/signal.h>

/*
 * _setjmp, _longjmp (not restoring signal state)
 *
 * XXX FPSET should probably be taken from SR setting. hmmm...
 *  GPOFF and FRAMESIZE must be the same for both _setjmp and _longjmp!
 *
 */

FRAMESZ= MKFSIZ(0,4)
GPOFF= FRAMESZ-2*REGSZ

#define FPREG64_S(FPR, OFF, BASE)       \
        swc1    FPR, OFF(BASE)  ;       \
        mfhc1   t0, FPR         ;       \
        sw      t0, OFF+4(BASE) ;

#define FPREG64_L(FPR, OFF, BASE)       \
        lw      t0, OFF+4(BASE) ;       \
        lw      t1, OFF(BASE)   ;       \
        mtc1    t1, FPR         ;       \
        mthc1   t0, FPR         ;       \

LEAF(_setjmp, FRAMESZ)
	PTR_SUBU sp, FRAMESZ
	SETUP_GP64(GPOFF, _setjmp)
	SAVE_GP(GPOFF)
	.set	noreorder
#if defined(__mips64)
	dli	v0, 0xACEDBADE			# sigcontext magic number
#else
	li	v0, 0xACEDBADE			# sigcontext magic number
#endif
	REG_S	v0, SC_REGS+ZERO*REGSZ(a0)
	REG_S	s0, SC_REGS+S0*REGSZ(a0)
	REG_S	s1, SC_REGS+S1*REGSZ(a0)
	REG_S	s2, SC_REGS+S2*REGSZ(a0)
	REG_S	s3, SC_REGS+S3*REGSZ(a0)
	REG_S	s4, SC_REGS+S4*REGSZ(a0)
	REG_S	s5, SC_REGS+S5*REGSZ(a0)
	REG_S	s6, SC_REGS+S6*REGSZ(a0)
	REG_S	s7, SC_REGS+S7*REGSZ(a0)
	REG_S	s8, SC_REGS+S8*REGSZ(a0)
	REG_L	v0, GPOFF(sp)
	REG_S	v0, SC_REGS+GP*REGSZ(a0)
	PTR_ADDU v0, sp, FRAMESZ
	REG_S	v0, SC_REGS+SP*REGSZ(a0)
	REG_S	ra, SC_PC(a0)

#if !defined(SOFTFLOAT)
	li	v0, 1				# be nice if we could tell
	REG_S	v0, SC_FPUSED(a0)		# sc_fpused = 1
	cfc1	v0, $31
#if _MIPS_FPSET == 32
        FPREG64_S($f20, SC_FPREGS+((F20-F0)*REGSZ_FP), a0)
        FPREG64_S($f21, SC_FPREGS+((F21-F0)*REGSZ_FP), a0)
        FPREG64_S($f22, SC_FPREGS+((F22-F0)*REGSZ_FP), a0)
        FPREG64_S($f23, SC_FPREGS+((F23-F0)*REGSZ_FP), a0)
        FPREG64_S($f24, SC_FPREGS+((F24-F0)*REGSZ_FP), a0)
        FPREG64_S($f25, SC_FPREGS+((F25-F0)*REGSZ_FP), a0)
        FPREG64_S($f26, SC_FPREGS+((F26-F0)*REGSZ_FP), a0)
        FPREG64_S($f27, SC_FPREGS+((F27-F0)*REGSZ_FP), a0)
        FPREG64_S($f28, SC_FPREGS+((F28-F0)*REGSZ_FP), a0)
        FPREG64_S($f29, SC_FPREGS+((F29-F0)*REGSZ_FP), a0)
        FPREG64_S($f30, SC_FPREGS+((F30-F0)*REGSZ_FP), a0)
        FPREG64_S($f31, SC_FPREGS+((F31-F0)*REGSZ_FP), a0)
#else
        swc1    $f20, SC_FPREGS+((F20-F0)*REGSZ_FP)(a0)
        swc1    $f21, SC_FPREGS+((F21-F0)*REGSZ_FP)(a0)
        swc1    $f22, SC_FPREGS+((F22-F0)*REGSZ_FP)(a0)
        swc1    $f23, SC_FPREGS+((F23-F0)*REGSZ_FP)(a0)
        swc1    $f24, SC_FPREGS+((F24-F0)*REGSZ_FP)(a0)
        swc1    $f25, SC_FPREGS+((F25-F0)*REGSZ_FP)(a0)
        swc1    $f26, SC_FPREGS+((F26-F0)*REGSZ_FP)(a0)
        swc1    $f27, SC_FPREGS+((F27-F0)*REGSZ_FP)(a0)
        swc1    $f28, SC_FPREGS+((F28-F0)*REGSZ_FP)(a0)
        swc1    $f29, SC_FPREGS+((F29-F0)*REGSZ_FP)(a0)
        swc1    $f30, SC_FPREGS+((F30-F0)*REGSZ_FP)(a0)
        swc1    $f31, SC_FPREGS+((F31-F0)*REGSZ_FP)(a0)
#endif
	REG_S	v0, SC_FPREGS+((FSR-F0)*REGSZ)(a0)
#endif /* !SOFTFLOAT */
	RESTORE_GP64
	PTR_ADDU sp, FRAMESZ
	j	ra
	 move	v0, zero
END(_setjmp)

LEAF(_longjmp, FRAMESZ)
	PTR_SUBU sp, FRAMESZ
	SETUP_GP64(GPOFF, _longjmp)
	SAVE_GP(GPOFF)
	.set    noreorder
	REG_L	v0, SC_REGS+ZERO*REGSZ(a0)
	bne	v0, 0xACEDBADE, botch		# jump if error
	REG_L	ra, SC_PC(a0)
	REG_L	v0, SC_FPREGS+((FSR-F0)*REGSZ)(a0)
	REG_L	s0, SC_REGS+S0*REGSZ(a0)
	REG_L	s1, SC_REGS+S1*REGSZ(a0)
	REG_L	s2, SC_REGS+S2*REGSZ(a0)
	REG_L	s3, SC_REGS+S3*REGSZ(a0)
	REG_L	s4, SC_REGS+S4*REGSZ(a0)
	REG_L	s5, SC_REGS+S5*REGSZ(a0)
	REG_L	s6, SC_REGS+S6*REGSZ(a0)
	REG_L	s7, SC_REGS+S7*REGSZ(a0)
	REG_L	s8, SC_REGS+S8*REGSZ(a0)
	REG_L	gp, SC_REGS+GP*REGSZ(a0)
	REG_L	sp, SC_REGS+SP*REGSZ(a0)
#if !defined(SOFTFLOAT)
	ctc1	v0, $31
#if _MIPS_FPSET == 32
        FPREG64_L($f20, SC_FPREGS+((F20-F0)*REGSZ_FP), a0)
        FPREG64_L($f21, SC_FPREGS+((F21-F0)*REGSZ_FP), a0)
        FPREG64_L($f22, SC_FPREGS+((F22-F0)*REGSZ_FP), a0)
        FPREG64_L($f23, SC_FPREGS+((F23-F0)*REGSZ_FP), a0)
        FPREG64_L($f24, SC_FPREGS+((F24-F0)*REGSZ_FP), a0)
        FPREG64_L($f25, SC_FPREGS+((F25-F0)*REGSZ_FP), a0)
        FPREG64_L($f26, SC_FPREGS+((F26-F0)*REGSZ_FP), a0)
        FPREG64_L($f27, SC_FPREGS+((F27-F0)*REGSZ_FP), a0)
        FPREG64_L($f28, SC_FPREGS+((F28-F0)*REGSZ_FP), a0)
        FPREG64_L($f29, SC_FPREGS+((F29-F0)*REGSZ_FP), a0)
        FPREG64_L($f30, SC_FPREGS+((F30-F0)*REGSZ_FP), a0)
        FPREG64_L($f31, SC_FPREGS+((F31-F0)*REGSZ_FP), a0)
#else
        lwc1    $f20, SC_FPREGS+((F20-F0)*REGSZ_FP)(a0)
        lwc1    $f21, SC_FPREGS+((F21-F0)*REGSZ_FP)(a0)
        lwc1    $f22, SC_FPREGS+((F22-F0)*REGSZ_FP)(a0)
        lwc1    $f23, SC_FPREGS+((F23-F0)*REGSZ_FP)(a0)
        lwc1    $f24, SC_FPREGS+((F24-F0)*REGSZ_FP)(a0)
        lwc1    $f25, SC_FPREGS+((F25-F0)*REGSZ_FP)(a0)
        lwc1    $f26, SC_FPREGS+((F26-F0)*REGSZ_FP)(a0)
        lwc1    $f27, SC_FPREGS+((F27-F0)*REGSZ_FP)(a0)
        lwc1    $f28, SC_FPREGS+((F28-F0)*REGSZ_FP)(a0)
        lwc1    $f29, SC_FPREGS+((F29-F0)*REGSZ_FP)(a0)
        lwc1    $f30, SC_FPREGS+((F30-F0)*REGSZ_FP)(a0)
        lwc1    $f31, SC_FPREGS+((F31-F0)*REGSZ_FP)(a0)
#endif
#endif /* !SOFTFLOAT */
	bne	a1, zero, 1f
	 nop
	li	a1, 1			# never return 0!
1:
	j	ra
	 move	v0, a1

botch:
	jal	longjmperror
	nop
	jal	abort
	nop
	RESTORE_GP64
	PTR_ADDU sp, FRAMESZ
END(_longjmp)