blob: af16596708dde5bdf259def7f9e79a89c0c25f41 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
|
/****************************************************************************
****************************************************************************
***
*** This header was automatically generated from a Linux kernel header
*** of the same name, to make information necessary for userspace to
*** call into the kernel available to libc. It contains only constants,
*** structures, and macros generated from the original header, and thus,
*** contains no copyrightable information.
***
****************************************************************************
****************************************************************************/
#ifndef __ASM_SH_HD64461
#define __ASM_SH_HD64461
#define HD64461_PCC_WINDOW 0x01000000
#define HD64461_PCC0_BASE (CONFIG_HD64461_IOBASE + 0x8000000)
#define HD64461_PCC0_ATTR (HD64461_PCC0_BASE)
#define HD64461_PCC0_COMM (HD64461_PCC0_BASE+HD64461_PCC_WINDOW)
#define HD64461_PCC0_IO (HD64461_PCC0_BASE+2*HD64461_PCC_WINDOW)
#define HD64461_PCC1_BASE (CONFIG_HD64461_IOBASE + 0x4000000)
#define HD64461_PCC1_ATTR (HD64461_PCC1_BASE)
#define HD64461_PCC1_COMM (HD64461_PCC1_BASE+HD64461_PCC_WINDOW)
#define HD64461_STBCR CONFIG_HD64461_IOBASE
#define HD64461_STBCR_CKIO_STBY 0x2000
#define HD64461_STBCR_SAFECKE_IST 0x1000
#define HD64461_STBCR_SLCKE_IST 0x0800
#define HD64461_STBCR_SAFECKE_OST 0x0400
#define HD64461_STBCR_SLCKE_OST 0x0200
#define HD64461_STBCR_SMIAST 0x0100
#define HD64461_STBCR_SLCDST 0x0080
#define HD64461_STBCR_SPC0ST 0x0040
#define HD64461_STBCR_SPC1ST 0x0020
#define HD64461_STBCR_SAFEST 0x0010
#define HD64461_STBCR_STM0ST 0x0008
#define HD64461_STBCR_STM1ST 0x0004
#define HD64461_STBCR_SIRST 0x0002
#define HD64461_STBCR_SURTST 0x0001
#define HD64461_SYSCR (CONFIG_HD64461_IOBASE + 0x02)
#define HD64461_SCPUCR (CONFIG_HD64461_IOBASE + 0x04)
#define HD64461_LCDCBAR (CONFIG_HD64461_IOBASE + 0x1000)
#define HD64461_LCDCLOR (CONFIG_HD64461_IOBASE + 0x1002)
#define HD64461_LCDCCR (CONFIG_HD64461_IOBASE + 0x1004)
#define HD64461_LCDCCR_STBACK 0x0400
#define HD64461_LCDCCR_STREQ 0x0100
#define HD64461_LCDCCR_MOFF 0x0080
#define HD64461_LCDCCR_REFSEL 0x0040
#define HD64461_LCDCCR_EPON 0x0020
#define HD64461_LCDCCR_SPON 0x0010
#define HD64461_LDR1 (CONFIG_HD64461_IOBASE + 0x1010)
#define HD64461_LDR1_DON 0x01
#define HD64461_LDR1_DINV 0x80
#define HD64461_LDR2 (CONFIG_HD64461_IOBASE + 0x1012)
#define HD64461_LDHNCR (CONFIG_HD64461_IOBASE + 0x1014)
#define HD64461_LDHNSR (CONFIG_HD64461_IOBASE + 0x1016)
#define HD64461_LDVNTR (CONFIG_HD64461_IOBASE + 0x1018)
#define HD64461_LDVNDR (CONFIG_HD64461_IOBASE + 0x101a)
#define HD64461_LDVSPR (CONFIG_HD64461_IOBASE + 0x101c)
#define HD64461_LDR3 (CONFIG_HD64461_IOBASE + 0x101e)
#define HD64461_CPTWAR (CONFIG_HD64461_IOBASE + 0x1030)
#define HD64461_CPTWDR (CONFIG_HD64461_IOBASE + 0x1032)
#define HD64461_CPTRAR (CONFIG_HD64461_IOBASE + 0x1034)
#define HD64461_CPTRDR (CONFIG_HD64461_IOBASE + 0x1036)
#define HD64461_GRDOR (CONFIG_HD64461_IOBASE + 0x1040)
#define HD64461_GRSCR (CONFIG_HD64461_IOBASE + 0x1042)
#define HD64461_GRCFGR (CONFIG_HD64461_IOBASE + 0x1044)
#define HD64461_GRCFGR_ACCSTATUS 0x10
#define HD64461_GRCFGR_ACCRESET 0x08
#define HD64461_GRCFGR_ACCSTART_BITBLT 0x06
#define HD64461_GRCFGR_ACCSTART_LINE 0x04
#define HD64461_GRCFGR_COLORDEPTH16 0x01
#define HD64461_GRCFGR_COLORDEPTH8 0x01
#define HD64461_LNSARH (CONFIG_HD64461_IOBASE + 0x1046)
#define HD64461_LNSARL (CONFIG_HD64461_IOBASE + 0x1048)
#define HD64461_LNAXLR (CONFIG_HD64461_IOBASE + 0x104a)
#define HD64461_LNDGR (CONFIG_HD64461_IOBASE + 0x104c)
#define HD64461_LNAXR (CONFIG_HD64461_IOBASE + 0x104e)
#define HD64461_LNERTR (CONFIG_HD64461_IOBASE + 0x1050)
#define HD64461_LNMDR (CONFIG_HD64461_IOBASE + 0x1052)
#define HD64461_BBTSSARH (CONFIG_HD64461_IOBASE + 0x1054)
#define HD64461_BBTSSARL (CONFIG_HD64461_IOBASE + 0x1056)
#define HD64461_BBTDSARH (CONFIG_HD64461_IOBASE + 0x1058)
#define HD64461_BBTDSARL (CONFIG_HD64461_IOBASE + 0x105a)
#define HD64461_BBTDWR (CONFIG_HD64461_IOBASE + 0x105c)
#define HD64461_BBTDHR (CONFIG_HD64461_IOBASE + 0x105e)
#define HD64461_BBTPARH (CONFIG_HD64461_IOBASE + 0x1060)
#define HD64461_BBTPARL (CONFIG_HD64461_IOBASE + 0x1062)
#define HD64461_BBTMARH (CONFIG_HD64461_IOBASE + 0x1064)
#define HD64461_BBTMARL (CONFIG_HD64461_IOBASE + 0x1066)
#define HD64461_BBTROPR (CONFIG_HD64461_IOBASE + 0x1068)
#define HD64461_BBTMDR (CONFIG_HD64461_IOBASE + 0x106a)
#define HD64461_PCC0ISR (CONFIG_HD64461_IOBASE + 0x2000)
#define HD64461_PCC0GCR (CONFIG_HD64461_IOBASE + 0x2002)
#define HD64461_PCC0CSCR (CONFIG_HD64461_IOBASE + 0x2004)
#define HD64461_PCC0CSCIER (CONFIG_HD64461_IOBASE + 0x2006)
#define HD64461_PCC0SCR (CONFIG_HD64461_IOBASE + 0x2008)
#define HD64461_PCC1ISR (CONFIG_HD64461_IOBASE + 0x2010)
#define HD64461_PCC1GCR (CONFIG_HD64461_IOBASE + 0x2012)
#define HD64461_PCC1CSCR (CONFIG_HD64461_IOBASE + 0x2014)
#define HD64461_PCC1CSCIER (CONFIG_HD64461_IOBASE + 0x2016)
#define HD64461_PCC1SCR (CONFIG_HD64461_IOBASE + 0x2018)
#define HD64461_PCCISR_READY 0x80
#define HD64461_PCCISR_MWP 0x40
#define HD64461_PCCISR_VS2 0x20
#define HD64461_PCCISR_VS1 0x10
#define HD64461_PCCISR_CD2 0x08
#define HD64461_PCCISR_CD1 0x04
#define HD64461_PCCISR_BVD2 0x02
#define HD64461_PCCISR_BVD1 0x01
#define HD64461_PCCISR_PCD_MASK 0x0c
#define HD64461_PCCISR_BVD_MASK 0x03
#define HD64461_PCCISR_BVD_BATGOOD 0x03
#define HD64461_PCCISR_BVD_BATWARN 0x01
#define HD64461_PCCISR_BVD_BATDEAD1 0x02
#define HD64461_PCCISR_BVD_BATDEAD2 0x00
#define HD64461_PCCGCR_DRVE 0x80
#define HD64461_PCCGCR_PCCR 0x40
#define HD64461_PCCGCR_PCCT 0x20
#define HD64461_PCCGCR_VCC0 0x10
#define HD64461_PCCGCR_PMMOD 0x08
#define HD64461_PCCGCR_PA25 0x04
#define HD64461_PCCGCR_PA24 0x02
#define HD64461_PCCGCR_REG 0x01
#define HD64461_PCCCSCR_SCDI 0x80
#define HD64461_PCCCSCR_SRV1 0x40
#define HD64461_PCCCSCR_IREQ 0x20
#define HD64461_PCCCSCR_SC 0x10
#define HD64461_PCCCSCR_CDC 0x08
#define HD64461_PCCCSCR_RC 0x04
#define HD64461_PCCCSCR_BW 0x02
#define HD64461_PCCCSCR_BD 0x01
#define HD64461_PCCCSCIER_CRE 0x80
#define HD64461_PCCCSCIER_IREQE_MASK 0x60
#define HD64461_PCCCSCIER_IREQE_DISABLED 0x00
#define HD64461_PCCCSCIER_IREQE_LEVEL 0x20
#define HD64461_PCCCSCIER_IREQE_FALLING 0x40
#define HD64461_PCCCSCIER_IREQE_RISING 0x60
#define HD64461_PCCCSCIER_SCE 0x10
#define HD64461_PCCCSCIER_CDE 0x08
#define HD64461_PCCCSCIER_RE 0x04
#define HD64461_PCCCSCIER_BWE 0x02
#define HD64461_PCCCSCIER_BDE 0x01
#define HD64461_PCCSCR_VCC1 0x02
#define HD64461_PCCSCR_SWP 0x01
#define HD64461_P0OCR (CONFIG_HD64461_IOBASE + 0x202a)
#define HD64461_P1OCR (CONFIG_HD64461_IOBASE + 0x202c)
#define HD64461_PGCR (CONFIG_HD64461_IOBASE + 0x202e)
#define HD64461_GPACR (CONFIG_HD64461_IOBASE + 0x4000)
#define HD64461_GPBCR (CONFIG_HD64461_IOBASE + 0x4002)
#define HD64461_GPCCR (CONFIG_HD64461_IOBASE + 0x4004)
#define HD64461_GPDCR (CONFIG_HD64461_IOBASE + 0x4006)
#define HD64461_GPADR (CONFIG_HD64461_IOBASE + 0x4010)
#define HD64461_GPBDR (CONFIG_HD64461_IOBASE + 0x4012)
#define HD64461_GPCDR (CONFIG_HD64461_IOBASE + 0x4014)
#define HD64461_GPDDR (CONFIG_HD64461_IOBASE + 0x4016)
#define HD64461_GPAICR (CONFIG_HD64461_IOBASE + 0x4020)
#define HD64461_GPBICR (CONFIG_HD64461_IOBASE + 0x4022)
#define HD64461_GPCICR (CONFIG_HD64461_IOBASE + 0x4024)
#define HD64461_GPDICR (CONFIG_HD64461_IOBASE + 0x4026)
#define HD64461_GPAISR (CONFIG_HD64461_IOBASE + 0x4040)
#define HD64461_GPBISR (CONFIG_HD64461_IOBASE + 0x4042)
#define HD64461_GPCISR (CONFIG_HD64461_IOBASE + 0x4044)
#define HD64461_GPDISR (CONFIG_HD64461_IOBASE + 0x4046)
#define HD64461_NIRR (CONFIG_HD64461_IOBASE + 0x5000)
#define HD64461_NIMR (CONFIG_HD64461_IOBASE + 0x5002)
#define HD64461_IRQBASE OFFCHIP_IRQ_BASE
#define OFFCHIP_IRQ_BASE 64
#define HD64461_IRQ_NUM 16
#define HD64461_IRQ_UART (HD64461_IRQBASE+5)
#define HD64461_IRQ_IRDA (HD64461_IRQBASE+6)
#define HD64461_IRQ_TMU1 (HD64461_IRQBASE+9)
#define HD64461_IRQ_TMU0 (HD64461_IRQBASE+10)
#define HD64461_IRQ_GPIO (HD64461_IRQBASE+11)
#define HD64461_IRQ_AFE (HD64461_IRQBASE+12)
#define HD64461_IRQ_PCC1 (HD64461_IRQBASE+13)
#define HD64461_IRQ_PCC0 (HD64461_IRQBASE+14)
#define __IO_PREFIX hd64461
#include <asm/io_generic.h>
#endif
|
