diff options
| author | Evan Cheng <evan.cheng@apple.com> | 2010-09-08 22:57:08 +0000 |
|---|---|---|
| committer | Evan Cheng <evan.cheng@apple.com> | 2010-09-08 22:57:08 +0000 |
| commit | 7602acbf3b90af995606e199d68510b856c8e7e7 (patch) | |
| tree | 13a1d083b98c9bdb8180e81167543031672a0436 | |
| parent | 90b54547d9fcc381f8ec92c32756ad4da43ed9aa (diff) | |
| download | external_llvm-7602acbf3b90af995606e199d68510b856c8e7e7.zip external_llvm-7602acbf3b90af995606e199d68510b856c8e7e7.tar.gz external_llvm-7602acbf3b90af995606e199d68510b856c8e7e7.tar.bz2 | |
Fix LDM_RET schedule itinery.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@113435 91177308-0d34-0410-b5e6-96231b3b80d8
| -rw-r--r-- | lib/Target/ARM/ARMInstrInfo.td | 2 | ||||
| -rw-r--r-- | lib/Target/ARM/ARMInstrThumb2.td | 3 | ||||
| -rw-r--r-- | lib/Target/ARM/ARMSchedule.td | 1 | ||||
| -rw-r--r-- | lib/Target/ARM/ARMScheduleA8.td | 9 | ||||
| -rw-r--r-- | lib/Target/ARM/ARMScheduleA9.td | 6 |
5 files changed, 19 insertions, 2 deletions
diff --git a/lib/Target/ARM/ARMInstrInfo.td b/lib/Target/ARM/ARMInstrInfo.td index e66f9b9..3722778 100644 --- a/lib/Target/ARM/ARMInstrInfo.td +++ b/lib/Target/ARM/ARMInstrInfo.td @@ -940,7 +940,7 @@ let isReturn = 1, isTerminator = 1, isBarrier = 1, mayLoad = 1, hasExtraDefRegAllocReq = 1 in def LDM_RET : AXI4ld<(outs GPR:$wb), (ins addrmode4:$addr, pred:$p, reglist:$dsts, variable_ops), - IndexModeUpd, LdStMulFrm, IIC_Br, + IndexModeUpd, LdStMulFrm, IIC_iLoadmBr, "ldm${addr:submode}${p}\t$addr!, $dsts", "$addr.addr = $wb", []>; diff --git a/lib/Target/ARM/ARMInstrThumb2.td b/lib/Target/ARM/ARMInstrThumb2.td index 096a8c7..5f88fbe 100644 --- a/lib/Target/ARM/ARMInstrThumb2.td +++ b/lib/Target/ARM/ARMInstrThumb2.td @@ -2454,7 +2454,8 @@ let Defs = let isReturn = 1, isTerminator = 1, isBarrier = 1, mayLoad = 1, hasExtraDefRegAllocReq = 1 in def t2LDM_RET : T2XIt<(outs GPR:$wb), (ins addrmode4:$addr, pred:$p, - reglist:$dsts, variable_ops), IIC_Br, + reglist:$dsts, variable_ops), + IIC_iLoadmBr, "ldm${addr:submode}${p}${addr:wide}\t$addr!, $dsts", "$addr.addr = $wb", []> { let Inst{31-27} = 0b11101; diff --git a/lib/Target/ARM/ARMSchedule.td b/lib/Target/ARM/ARMSchedule.td index b60ccca..7566721 100644 --- a/lib/Target/ARM/ARMSchedule.td +++ b/lib/Target/ARM/ARMSchedule.td @@ -43,6 +43,7 @@ def IIC_iLoadiu : InstrItinClass; def IIC_iLoadru : InstrItinClass; def IIC_iLoadsiu : InstrItinClass; def IIC_iLoadm : InstrItinClass; +def IIC_iLoadmBr : InstrItinClass; def IIC_iStorei : InstrItinClass; def IIC_iStorer : InstrItinClass; def IIC_iStoresi : InstrItinClass; diff --git a/lib/Target/ARM/ARMScheduleA8.td b/lib/Target/ARM/ARMScheduleA8.td index 282abca..2902fbb 100644 --- a/lib/Target/ARM/ARMScheduleA8.td +++ b/lib/Target/ARM/ARMScheduleA8.td @@ -122,6 +122,15 @@ def CortexA8Itineraries : ProcessorItineraries< InstrStage<1, [A8_Pipe0, A8_Pipe1]>, InstrStage<1, [A8_LdSt0]>]>, + // + // Load multiple plus branch + InstrItinData<IIC_iLoadmBr , [InstrStage<2, [A8_Issue], 0>, + InstrStage<2, [A8_Pipe0], 0>, + InstrStage<2, [A8_Pipe1]>, + InstrStage<1, [A8_Pipe0, A8_Pipe1]>, + InstrStage<1, [A8_LdSt0]>, + InstrStage<1, [A8_Pipe0, A8_Pipe1]>]>, + // Integer store pipeline // // use A8_Issue to enforce the 1 load/store per cycle limit diff --git a/lib/Target/ARM/ARMScheduleA9.td b/lib/Target/ARM/ARMScheduleA9.td index df2f896..4a764cc 100644 --- a/lib/Target/ARM/ARMScheduleA9.td +++ b/lib/Target/ARM/ARMScheduleA9.td @@ -107,6 +107,12 @@ def CortexA9Itineraries : ProcessorItineraries< InstrItinData<IIC_iLoadm , [InstrStage<1, [A9_Pipe1]>, InstrStage<1, [A9_LSPipe]>]>, + // + // Load multiple plus branch + InstrItinData<IIC_iLoadmBr , [InstrStage<1, [A9_Pipe1]>, + InstrStage<1, [A9_LSPipe]>, + InstrStage<1, [A9_Pipe0, A9_Pipe1]>]>, + // Integer store pipeline /// // Immediate offset |