summaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM/InstPrinter/ARMInstPrinter.h
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2011-10-21 18:54:25 +0000
committerJim Grosbach <grosbach@apple.com>2011-10-21 18:54:25 +0000
commit280dfad48940a0a51726308dd3daa3b1b0d18705 (patch)
tree07ff3f0813d911fc5ab1fd79fd4bf103eccb0729 /lib/Target/ARM/InstPrinter/ARMInstPrinter.h
parent7784f1d2d8b76a7eb9dd9b3fef7213770605532d (diff)
downloadexternal_llvm-280dfad48940a0a51726308dd3daa3b1b0d18705.zip
external_llvm-280dfad48940a0a51726308dd3daa3b1b0d18705.tar.gz
external_llvm-280dfad48940a0a51726308dd3daa3b1b0d18705.tar.bz2
ARM VLD parsing and encoding.
Next step in the ongoing saga of NEON load/store assmebly parsing. Handle VLD1 instructions that take a two-register register list. Adjust the instruction definitions to only have the single encoded register as an operand. The super-register from the pseudo is kept as an implicit def, so passes which come after pseudo-expansion still know that the instruction defines the other subregs. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@142670 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/ARM/InstPrinter/ARMInstPrinter.h')
-rw-r--r--lib/Target/ARM/InstPrinter/ARMInstPrinter.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/lib/Target/ARM/InstPrinter/ARMInstPrinter.h b/lib/Target/ARM/InstPrinter/ARMInstPrinter.h
index 3b5e866..1d4bff6 100644
--- a/lib/Target/ARM/InstPrinter/ARMInstPrinter.h
+++ b/lib/Target/ARM/InstPrinter/ARMInstPrinter.h
@@ -130,6 +130,7 @@ public:
void printT2LdrLabelOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O);
void printVectorIndex(const MCInst *MI, unsigned OpNum, raw_ostream &O);
void printVectorListOne(const MCInst *MI, unsigned OpNum, raw_ostream &O);
+ void printVectorListTwo(const MCInst *MI, unsigned OpNum, raw_ostream &O);
};
} // end namespace llvm