diff options
author | Evan Cheng <evan.cheng@apple.com> | 2009-01-28 08:35:02 +0000 |
---|---|---|
committer | Evan Cheng <evan.cheng@apple.com> | 2009-01-28 08:35:02 +0000 |
commit | 1632782fe9a845e545f0ebd05fb4dc304adb5bd2 (patch) | |
tree | c0fef539fd12b677df7b6e0f5cdb16e6b411ce4a /test/CodeGen | |
parent | f4646d9902fcdcb121dbfbabbc2ee00bb41d7ca1 (diff) | |
download | external_llvm-1632782fe9a845e545f0ebd05fb4dc304adb5bd2.zip external_llvm-1632782fe9a845e545f0ebd05fb4dc304adb5bd2.tar.gz external_llvm-1632782fe9a845e545f0ebd05fb4dc304adb5bd2.tar.bz2 |
The memory alignment requirement on some of the mov{h|l}p{d|s} patterns are 16-byte. That is overly strict. These instructions read / write f64 memory locations without alignment requirement.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@63195 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen')
-rw-r--r-- | test/CodeGen/X86/swizzle.ll | 19 |
1 files changed, 19 insertions, 0 deletions
diff --git a/test/CodeGen/X86/swizzle.ll b/test/CodeGen/X86/swizzle.ll new file mode 100644 index 0000000..d00bb9a --- /dev/null +++ b/test/CodeGen/X86/swizzle.ll @@ -0,0 +1,19 @@ +; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep movlps +; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep movsd +; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | not grep movups +; rdar://6523650 + + %struct.vector4_t = type { <4 x float> } + +define void @swizzle(i8* nocapture %a, %struct.vector4_t* nocapture %b, %struct.vector4_t* nocapture %c) nounwind { +entry: + %0 = getelementptr %struct.vector4_t* %b, i32 0, i32 0 ; <<4 x float>*> [#uses=2] + %1 = load <4 x float>* %0, align 4 ; <<4 x float>> [#uses=1] + %tmp.i = bitcast i8* %a to double* ; <double*> [#uses=1] + %tmp1.i = load double* %tmp.i ; <double> [#uses=1] + %2 = insertelement <2 x double> undef, double %tmp1.i, i32 0 ; <<2 x double>> [#uses=1] + %tmp2.i = bitcast <2 x double> %2 to <4 x float> ; <<4 x float>> [#uses=1] + %3 = shufflevector <4 x float> %1, <4 x float> %tmp2.i, <4 x i32> < i32 4, i32 5, i32 2, i32 3 > ; <<4 x float>> [#uses=1] + store <4 x float> %3, <4 x float>* %0, align 4 + ret void +} |