summaryrefslogtreecommitdiffstats
path: root/test/MC
Commit message (Expand)AuthorAgeFilesLines
* [Mips Assembler] Add support for OR macro with imediate opperandJack Carter2013-03-281-0/+2
* Add support of RDSEED defined in AVX2 extensionMichael Liao2013-03-281-0/+49
* [Mips Assembler] Add alias definitions for jalJack Carter2013-03-281-1/+15
* Fix issue with disassembler decoding CBZ/CBNZ immediates as negatives when th...Gordon Keiser2013-03-281-0/+3
* Move test since it depends on the X86 backend.Rafael Espindola2013-03-281-0/+0
* AArch64: implement GICv3 system registersTim Northover2013-03-283-0/+506
* Revert "Updated ELF relocation test for .eh_frame section"Michael Gottesman2013-03-281-26/+4
* Updated ELF relocation test for .eh_frame sectionJack Carter2013-03-271-4/+26
* [ms-inline asm] Add support of imm displacement before bracketed memoryChad Rosier2013-03-271-0/+20
* test file name change to correct typoJack Carter2013-03-271-0/+0
* Patch by Gordon Keiser!Joe Abbey2013-03-261-0/+2
* x86 -- add the XTEST instructionDave Zarzycki2013-03-251-0/+4
* x86 -- disassemble the REP/REPNE prefix when neededDave Zarzycki2013-03-251-0/+15
* Fix the invalid opcode for Mips branch instructions in the assemblerJack Carter2013-03-221-12/+12
* This patch that enables the Mips assembler to use symbols for offset for inst...Jack Carter2013-03-221-0/+22
* This patch enables the Mips .set directive to define aliasesJack Carter2013-03-211-0/+6
* Fix pr13145 - Naming a function like a register name confuses the asm parser.Chad Rosier2013-03-191-0/+5
* Post process ADC/SBB and use a shorter encoding if they use a sign extended i...Craig Topper2013-03-181-0/+14
* Refactor some duplicated code into helper functions.Craig Topper2013-03-181-0/+7
* Fix the FDE encoding to be relative on ELF.Rafael Espindola2013-03-151-0/+11
* Fix a bug in the calculation of the VEX.B bit for FMA4 rr with the VEX.W bit ...Craig Topper2013-03-141-0/+4
* Fixes disassembler crashes on 2013 Haswell RTM instructions.Kevin Enderby2013-03-111-0/+9
* We need a shndx if the number of sections breaks SHN_LORESERVE. This conditionNick Lewycky2013-03-091-0/+65281
* Fixes a test by replacing .align by .p2align and setting triples explicitly.Eli Bendersky2013-03-051-2/+5
* Add a test that .align directives on capable processors use long NOPs.David Sehr2013-03-051-0/+12
* The current X86 NOP padding uses one long NOP followed by the remainder inDavid Sehr2013-03-051-0/+27
* Rewrite a test to check actual output rather than intermediate implementationEli Bendersky2013-03-011-6/+6
* AArch64: remove post-encoder method from FCMP (immediate) instructions.Tim Northover2013-02-281-0/+8
* ARM: permit full range of valid ADR immediates.Tim Northover2013-02-271-0/+4
* AsmParser: More generic support for integer type suffices.Jim Grosbach2013-02-261-0/+6
* [ms-inline asm] Add support for the pushad/popad mnemonics.Chad Rosier2013-02-251-0/+13
* 'Hexadecimal' has two 'a's and only one 'i'.Matt Beaumont-Gay2013-02-251-1/+1
* ARM: Convenience aliases for 'srs*' instructions.Jim Grosbach2013-02-232-0/+69
* Make ARMAsmPrinter generate the correct alignment specifier syntax in instruc...Kristof Beyls2013-02-229-302/+302
* Mips specific standalone assembler addressing mode %hi and %lo.Jack Carter2013-02-212-3/+13
* ELF symbol table field st_other support, Jack Carter2013-02-203-13/+182
* ELF symbol table field st_other support, Jack Carter2013-02-191-7/+7
* ELF symbol table field st_other support, Jack Carter2013-02-192-2/+18
* [XCore] Add missing 2r instructions.Richard Osborne2013-02-171-0/+9
* [XCore] Add TSETR instruction.Richard Osborne2013-02-171-0/+3
* [XCore] Add missing u10 / lu10 instructions.Richard Osborne2013-02-171-0/+12
* [XCore] Add missing u6 / lu6 instructions.Richard Osborne2013-02-171-0/+36
* MCParser: Reject .balign with non-pow2 alignments.Benjamin Kramer2013-02-161-0/+10
* Derive ELF section type from the name in some cases where GNU as doesJoerg Sonnenberger2013-02-161-0/+62
* If bundle alignment is enabled, do not add data to a fragment with instructionsDerek Schuff2013-02-151-2/+13
* The ARM NEON vector compare instructions take three arguments. However, the Joel Jones2013-02-141-1/+67
* death to extra whitespaceKay Tiong Khoo2013-02-141-20/+20
* added basic support for Intel ADX instructionsKay Tiong Khoo2013-02-142-0/+36
* Revert r15266. This fixes llvm.org/pr15266.Rafael Espindola2013-02-142-20/+6
* Make ARMAsmParser accept the correct alignment specifier syntax in instructions.Kristof Beyls2013-02-145-152/+168