1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
|
; RUN: llc < %s -stress-early-ifcvt | FileCheck %s
target triple = "arm64-apple-macosx"
; CHECK: mm2
define i32 @mm2(i32* nocapture %p, i32 %n) nounwind uwtable readonly ssp {
entry:
br label %do.body
; CHECK: do.body
; Loop body has no branches before the backedge.
; CHECK-NOT: LBB
do.body:
%max.0 = phi i32 [ 0, %entry ], [ %max.1, %do.cond ]
%min.0 = phi i32 [ 0, %entry ], [ %min.1, %do.cond ]
%n.addr.0 = phi i32 [ %n, %entry ], [ %dec, %do.cond ]
%p.addr.0 = phi i32* [ %p, %entry ], [ %incdec.ptr, %do.cond ]
%incdec.ptr = getelementptr inbounds i32* %p.addr.0, i64 1
%0 = load i32* %p.addr.0, align 4
%cmp = icmp sgt i32 %0, %max.0
br i1 %cmp, label %do.cond, label %if.else
if.else:
%cmp1 = icmp slt i32 %0, %min.0
%.min.0 = select i1 %cmp1, i32 %0, i32 %min.0
br label %do.cond
do.cond:
%max.1 = phi i32 [ %0, %do.body ], [ %max.0, %if.else ]
%min.1 = phi i32 [ %min.0, %do.body ], [ %.min.0, %if.else ]
; CHECK: cbnz
%dec = add i32 %n.addr.0, -1
%tobool = icmp eq i32 %dec, 0
br i1 %tobool, label %do.end, label %do.body
do.end:
%sub = sub nsw i32 %max.1, %min.1
ret i32 %sub
}
; CHECK-LABEL: fold_inc_true_32:
; CHECK: {{subs.*wzr,|cmp}} w2, #1
; CHECK-NEXT: csinc w0, w1, w0, eq
; CHECK-NEXT: ret
define i32 @fold_inc_true_32(i32 %x, i32 %y, i32 %c) nounwind ssp {
entry:
%tobool = icmp eq i32 %c, 1
%inc = add nsw i32 %x, 1
br i1 %tobool, label %eq_bb, label %done
eq_bb:
br label %done
done:
%cond = phi i32 [ %y, %eq_bb ], [ %inc, %entry ]
ret i32 %cond
}
; CHECK-LABEL: fold_inc_true_64:
; CHECK: {{subs.*xzr,|cmp}} x2, #1
; CHECK-NEXT: csinc x0, x1, x0, eq
; CHECK-NEXT: ret
define i64 @fold_inc_true_64(i64 %x, i64 %y, i64 %c) nounwind ssp {
entry:
%tobool = icmp eq i64 %c, 1
%inc = add nsw i64 %x, 1
br i1 %tobool, label %eq_bb, label %done
eq_bb:
br label %done
done:
%cond = phi i64 [ %y, %eq_bb ], [ %inc, %entry ]
ret i64 %cond
}
; CHECK-LABEL: fold_inc_false_32:
; CHECK: {{subs.*wzr,|cmp}} w2, #1
; CHECK-NEXT: csinc w0, w1, w0, ne
; CHECK-NEXT: ret
define i32 @fold_inc_false_32(i32 %x, i32 %y, i32 %c) nounwind ssp {
entry:
%tobool = icmp eq i32 %c, 1
%inc = add nsw i32 %x, 1
br i1 %tobool, label %eq_bb, label %done
eq_bb:
br label %done
done:
%cond = phi i32 [ %inc, %eq_bb ], [ %y, %entry ]
ret i32 %cond
}
; CHECK-LABEL: fold_inc_false_64:
; CHECK: {{subs.*xzr,|cmp}} x2, #1
; CHECK-NEXT: csinc x0, x1, x0, ne
; CHECK-NEXT: ret
define i64 @fold_inc_false_64(i64 %x, i64 %y, i64 %c) nounwind ssp {
entry:
%tobool = icmp eq i64 %c, 1
%inc = add nsw i64 %x, 1
br i1 %tobool, label %eq_bb, label %done
eq_bb:
br label %done
done:
%cond = phi i64 [ %inc, %eq_bb ], [ %y, %entry ]
ret i64 %cond
}
; CHECK-LABEL: fold_inv_true_32:
; CHECK: {{subs.*wzr,|cmp}} w2, #1
; CHECK-NEXT: csinv w0, w1, w0, eq
; CHECK-NEXT: ret
define i32 @fold_inv_true_32(i32 %x, i32 %y, i32 %c) nounwind ssp {
entry:
%tobool = icmp eq i32 %c, 1
%inv = xor i32 %x, -1
br i1 %tobool, label %eq_bb, label %done
eq_bb:
br label %done
done:
%cond = phi i32 [ %y, %eq_bb ], [ %inv, %entry ]
ret i32 %cond
}
; CHECK-LABEL: fold_inv_true_64:
; CHECK: {{subs.*xzr,|cmp}} x2, #1
; CHECK-NEXT: csinv x0, x1, x0, eq
; CHECK-NEXT: ret
define i64 @fold_inv_true_64(i64 %x, i64 %y, i64 %c) nounwind ssp {
entry:
%tobool = icmp eq i64 %c, 1
%inv = xor i64 %x, -1
br i1 %tobool, label %eq_bb, label %done
eq_bb:
br label %done
done:
%cond = phi i64 [ %y, %eq_bb ], [ %inv, %entry ]
ret i64 %cond
}
; CHECK-LABEL: fold_inv_false_32:
; CHECK: {{subs.*wzr,|cmp}} w2, #1
; CHECK-NEXT: csinv w0, w1, w0, ne
; CHECK-NEXT: ret
define i32 @fold_inv_false_32(i32 %x, i32 %y, i32 %c) nounwind ssp {
entry:
%tobool = icmp eq i32 %c, 1
%inv = xor i32 %x, -1
br i1 %tobool, label %eq_bb, label %done
eq_bb:
br label %done
done:
%cond = phi i32 [ %inv, %eq_bb ], [ %y, %entry ]
ret i32 %cond
}
; CHECK-LABEL: fold_inv_false_64:
; CHECK: {{subs.*xzr,|cmp}} x2, #1
; CHECK-NEXT: csinv x0, x1, x0, ne
; CHECK-NEXT: ret
define i64 @fold_inv_false_64(i64 %x, i64 %y, i64 %c) nounwind ssp {
entry:
%tobool = icmp eq i64 %c, 1
%inv = xor i64 %x, -1
br i1 %tobool, label %eq_bb, label %done
eq_bb:
br label %done
done:
%cond = phi i64 [ %inv, %eq_bb ], [ %y, %entry ]
ret i64 %cond
}
; CHECK-LABEL: fold_neg_true_32:
; CHECK: {{subs.*wzr,|cmp}} w2, #1
; CHECK-NEXT: csneg w0, w1, w0, eq
; CHECK-NEXT: ret
define i32 @fold_neg_true_32(i32 %x, i32 %y, i32 %c) nounwind ssp {
entry:
%tobool = icmp eq i32 %c, 1
%neg = sub nsw i32 0, %x
br i1 %tobool, label %eq_bb, label %done
eq_bb:
br label %done
done:
%cond = phi i32 [ %y, %eq_bb ], [ %neg, %entry ]
ret i32 %cond
}
; CHECK-LABEL: fold_neg_true_64:
; CHECK: {{subs.*xzr,|cmp}} x2, #1
; CHECK-NEXT: csneg x0, x1, x0, eq
; CHECK-NEXT: ret
define i64 @fold_neg_true_64(i64 %x, i64 %y, i64 %c) nounwind ssp {
entry:
%tobool = icmp eq i64 %c, 1
%neg = sub nsw i64 0, %x
br i1 %tobool, label %eq_bb, label %done
eq_bb:
br label %done
done:
%cond = phi i64 [ %y, %eq_bb ], [ %neg, %entry ]
ret i64 %cond
}
; CHECK-LABEL: fold_neg_false_32:
; CHECK: {{subs.*wzr,|cmp}} w2, #1
; CHECK-NEXT: csneg w0, w1, w0, ne
; CHECK-NEXT: ret
define i32 @fold_neg_false_32(i32 %x, i32 %y, i32 %c) nounwind ssp {
entry:
%tobool = icmp eq i32 %c, 1
%neg = sub nsw i32 0, %x
br i1 %tobool, label %eq_bb, label %done
eq_bb:
br label %done
done:
%cond = phi i32 [ %neg, %eq_bb ], [ %y, %entry ]
ret i32 %cond
}
; CHECK-LABEL: fold_neg_false_64:
; CHECK: {{subs.*xzr,|cmp}} x2, #1
; CHECK-NEXT: csneg x0, x1, x0, ne
; CHECK-NEXT: ret
define i64 @fold_neg_false_64(i64 %x, i64 %y, i64 %c) nounwind ssp {
entry:
%tobool = icmp eq i64 %c, 1
%neg = sub nsw i64 0, %x
br i1 %tobool, label %eq_bb, label %done
eq_bb:
br label %done
done:
%cond = phi i64 [ %neg, %eq_bb ], [ %y, %entry ]
ret i64 %cond
}
; CHECK: cbnz_32
; CHECK: {{subs.*wzr,|cmp}} w2, #0
; CHECK-NEXT: csel w0, w1, w0, ne
; CHECK-NEXT: ret
define i32 @cbnz_32(i32 %x, i32 %y, i32 %c) nounwind ssp {
entry:
%tobool = icmp eq i32 %c, 0
br i1 %tobool, label %eq_bb, label %done
eq_bb:
br label %done
done:
%cond = phi i32 [ %x, %eq_bb ], [ %y, %entry ]
ret i32 %cond
}
; CHECK: cbnz_64
; CHECK: {{subs.*xzr,|cmp}} x2, #0
; CHECK-NEXT: csel x0, x1, x0, ne
; CHECK-NEXT: ret
define i64 @cbnz_64(i64 %x, i64 %y, i64 %c) nounwind ssp {
entry:
%tobool = icmp eq i64 %c, 0
br i1 %tobool, label %eq_bb, label %done
eq_bb:
br label %done
done:
%cond = phi i64 [ %x, %eq_bb ], [ %y, %entry ]
ret i64 %cond
}
; CHECK: cbz_32
; CHECK: {{subs.*wzr,|cmp}} w2, #0
; CHECK-NEXT: csel w0, w1, w0, eq
; CHECK-NEXT: ret
define i32 @cbz_32(i32 %x, i32 %y, i32 %c) nounwind ssp {
entry:
%tobool = icmp ne i32 %c, 0
br i1 %tobool, label %ne_bb, label %done
ne_bb:
br label %done
done:
%cond = phi i32 [ %x, %ne_bb ], [ %y, %entry ]
ret i32 %cond
}
; CHECK: cbz_64
; CHECK: {{subs.*xzr,|cmp}} x2, #0
; CHECK-NEXT: csel x0, x1, x0, eq
; CHECK-NEXT: ret
define i64 @cbz_64(i64 %x, i64 %y, i64 %c) nounwind ssp {
entry:
%tobool = icmp ne i64 %c, 0
br i1 %tobool, label %ne_bb, label %done
ne_bb:
br label %done
done:
%cond = phi i64 [ %x, %ne_bb ], [ %y, %entry ]
ret i64 %cond
}
; CHECK: tbnz_32
; CHECK: {{ands.*xzr,|tst}} x2, #0x80
; CHECK-NEXT: csel w0, w1, w0, ne
; CHECK-NEXT: ret
define i32 @tbnz_32(i32 %x, i32 %y, i32 %c) nounwind ssp {
entry:
%mask = and i32 %c, 128
%tobool = icmp eq i32 %mask, 0
br i1 %tobool, label %eq_bb, label %done
eq_bb:
br label %done
done:
%cond = phi i32 [ %x, %eq_bb ], [ %y, %entry ]
ret i32 %cond
}
; CHECK: tbnz_64
; CHECK: {{ands.*xzr,|tst}} x2, #0x8000000000000000
; CHECK-NEXT: csel x0, x1, x0, ne
; CHECK-NEXT: ret
define i64 @tbnz_64(i64 %x, i64 %y, i64 %c) nounwind ssp {
entry:
%mask = and i64 %c, 9223372036854775808
%tobool = icmp eq i64 %mask, 0
br i1 %tobool, label %eq_bb, label %done
eq_bb:
br label %done
done:
%cond = phi i64 [ %x, %eq_bb ], [ %y, %entry ]
ret i64 %cond
}
; CHECK: tbz_32
; CHECK: {{ands.*xzr,|tst}} x2, #0x80
; CHECK-NEXT: csel w0, w1, w0, eq
; CHECK-NEXT: ret
define i32 @tbz_32(i32 %x, i32 %y, i32 %c) nounwind ssp {
entry:
%mask = and i32 %c, 128
%tobool = icmp ne i32 %mask, 0
br i1 %tobool, label %ne_bb, label %done
ne_bb:
br label %done
done:
%cond = phi i32 [ %x, %ne_bb ], [ %y, %entry ]
ret i32 %cond
}
; CHECK: tbz_64
; CHECK: {{ands.*xzr,|tst}} x2, #0x8000000000000000
; CHECK-NEXT: csel x0, x1, x0, eq
; CHECK-NEXT: ret
define i64 @tbz_64(i64 %x, i64 %y, i64 %c) nounwind ssp {
entry:
%mask = and i64 %c, 9223372036854775808
%tobool = icmp ne i64 %mask, 0
br i1 %tobool, label %ne_bb, label %done
ne_bb:
br label %done
done:
%cond = phi i64 [ %x, %ne_bb ], [ %y, %entry ]
ret i64 %cond
}
; This function from 175.vpr folds an ADDWri into a CSINC.
; Remember to clear the kill flag on the ADDWri.
define i32 @get_ytrack_to_xtracks() nounwind ssp {
entry:
br label %for.body
for.body:
%x0 = load i32* undef, align 4
br i1 undef, label %if.then.i146, label %is_sbox.exit155
if.then.i146:
%add8.i143 = add nsw i32 0, %x0
%rem.i144 = srem i32 %add8.i143, %x0
%add9.i145 = add i32 %rem.i144, 1
br label %is_sbox.exit155
is_sbox.exit155: ; preds = %if.then.i146, %for.body
%seg_offset.0.i151 = phi i32 [ %add9.i145, %if.then.i146 ], [ undef, %for.body ]
%idxprom15.i152 = sext i32 %seg_offset.0.i151 to i64
%arrayidx18.i154 = getelementptr inbounds i32* null, i64 %idxprom15.i152
%x1 = load i32* %arrayidx18.i154, align 4
br i1 undef, label %for.body51, label %for.body
for.body51: ; preds = %is_sbox.exit155
call fastcc void @get_switch_type(i32 %x1, i32 undef, i16 signext undef, i16 signext undef, i16* undef)
unreachable
}
declare fastcc void @get_switch_type(i32, i32, i16 signext, i16 signext, i16* nocapture) nounwind ssp
|
