1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
|
; Test sign extensions from a halfword to an i64.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
; Test register extension, starting with an i32.
define i64 @f1(i64 %a) {
; CHECK-LABEL: f1:
; CHECK: lghr %r2, %r2
; CHECK: br %r14
%half = trunc i64 %a to i16
%ext = sext i16 %half to i64
ret i64 %ext
}
; ...and again with an i64.
define i64 @f2(i32 %a) {
; CHECK-LABEL: f2:
; CHECK: lghr %r2, %r2
; CHECK: br %r14
%half = trunc i32 %a to i16
%ext = sext i16 %half to i64
ret i64 %ext
}
; Check LGH with no displacement.
define i64 @f3(i16 *%src) {
; CHECK-LABEL: f3:
; CHECK: lgh %r2, 0(%r2)
; CHECK: br %r14
%half = load i16 *%src
%ext = sext i16 %half to i64
ret i64 %ext
}
; Check the high end of the LGH range.
define i64 @f4(i16 *%src) {
; CHECK-LABEL: f4:
; CHECK: lgh %r2, 524286(%r2)
; CHECK: br %r14
%ptr = getelementptr i16 *%src, i64 262143
%half = load i16 *%ptr
%ext = sext i16 %half to i64
ret i64 %ext
}
; Check the next halfword up, which needs separate address logic.
; Other sequences besides this one would be OK.
define i64 @f5(i16 *%src) {
; CHECK-LABEL: f5:
; CHECK: agfi %r2, 524288
; CHECK: lgh %r2, 0(%r2)
; CHECK: br %r14
%ptr = getelementptr i16 *%src, i64 262144
%half = load i16 *%ptr
%ext = sext i16 %half to i64
ret i64 %ext
}
; Check the high end of the negative LGH range.
define i64 @f6(i16 *%src) {
; CHECK-LABEL: f6:
; CHECK: lgh %r2, -2(%r2)
; CHECK: br %r14
%ptr = getelementptr i16 *%src, i64 -1
%half = load i16 *%ptr
%ext = sext i16 %half to i64
ret i64 %ext
}
; Check the low end of the LGH range.
define i64 @f7(i16 *%src) {
; CHECK-LABEL: f7:
; CHECK: lgh %r2, -524288(%r2)
; CHECK: br %r14
%ptr = getelementptr i16 *%src, i64 -262144
%half = load i16 *%ptr
%ext = sext i16 %half to i64
ret i64 %ext
}
; Check the next halfword down, which needs separate address logic.
; Other sequences besides this one would be OK.
define i64 @f8(i16 *%src) {
; CHECK-LABEL: f8:
; CHECK: agfi %r2, -524290
; CHECK: lgh %r2, 0(%r2)
; CHECK: br %r14
%ptr = getelementptr i16 *%src, i64 -262145
%half = load i16 *%ptr
%ext = sext i16 %half to i64
ret i64 %ext
}
; Check that LGH allows an index.
define i64 @f9(i64 %src, i64 %index) {
; CHECK-LABEL: f9:
; CHECK: lgh %r2, 524287(%r3,%r2)
; CHECK: br %r14
%add1 = add i64 %src, %index
%add2 = add i64 %add1, 524287
%ptr = inttoptr i64 %add2 to i16 *
%half = load i16 *%ptr
%ext = sext i16 %half to i64
ret i64 %ext
}
; Test a case where we spill the source of at least one LGHR. We want
; to use LGH if possible.
define void @f10(i64 *%ptr) {
; CHECK-LABEL: f10:
; CHECK: lgh {{%r[0-9]+}}, 166(%r15)
; CHECK: br %r14
%val0 = load volatile i64 *%ptr
%val1 = load volatile i64 *%ptr
%val2 = load volatile i64 *%ptr
%val3 = load volatile i64 *%ptr
%val4 = load volatile i64 *%ptr
%val5 = load volatile i64 *%ptr
%val6 = load volatile i64 *%ptr
%val7 = load volatile i64 *%ptr
%val8 = load volatile i64 *%ptr
%val9 = load volatile i64 *%ptr
%val10 = load volatile i64 *%ptr
%val11 = load volatile i64 *%ptr
%val12 = load volatile i64 *%ptr
%val13 = load volatile i64 *%ptr
%val14 = load volatile i64 *%ptr
%val15 = load volatile i64 *%ptr
%trunc0 = trunc i64 %val0 to i16
%trunc1 = trunc i64 %val1 to i16
%trunc2 = trunc i64 %val2 to i16
%trunc3 = trunc i64 %val3 to i16
%trunc4 = trunc i64 %val4 to i16
%trunc5 = trunc i64 %val5 to i16
%trunc6 = trunc i64 %val6 to i16
%trunc7 = trunc i64 %val7 to i16
%trunc8 = trunc i64 %val8 to i16
%trunc9 = trunc i64 %val9 to i16
%trunc10 = trunc i64 %val10 to i16
%trunc11 = trunc i64 %val11 to i16
%trunc12 = trunc i64 %val12 to i16
%trunc13 = trunc i64 %val13 to i16
%trunc14 = trunc i64 %val14 to i16
%trunc15 = trunc i64 %val15 to i16
%ext0 = sext i16 %trunc0 to i64
%ext1 = sext i16 %trunc1 to i64
%ext2 = sext i16 %trunc2 to i64
%ext3 = sext i16 %trunc3 to i64
%ext4 = sext i16 %trunc4 to i64
%ext5 = sext i16 %trunc5 to i64
%ext6 = sext i16 %trunc6 to i64
%ext7 = sext i16 %trunc7 to i64
%ext8 = sext i16 %trunc8 to i64
%ext9 = sext i16 %trunc9 to i64
%ext10 = sext i16 %trunc10 to i64
%ext11 = sext i16 %trunc11 to i64
%ext12 = sext i16 %trunc12 to i64
%ext13 = sext i16 %trunc13 to i64
%ext14 = sext i16 %trunc14 to i64
%ext15 = sext i16 %trunc15 to i64
store volatile i64 %val0, i64 *%ptr
store volatile i64 %val1, i64 *%ptr
store volatile i64 %val2, i64 *%ptr
store volatile i64 %val3, i64 *%ptr
store volatile i64 %val4, i64 *%ptr
store volatile i64 %val5, i64 *%ptr
store volatile i64 %val6, i64 *%ptr
store volatile i64 %val7, i64 *%ptr
store volatile i64 %val8, i64 *%ptr
store volatile i64 %val9, i64 *%ptr
store volatile i64 %val10, i64 *%ptr
store volatile i64 %val11, i64 *%ptr
store volatile i64 %val12, i64 *%ptr
store volatile i64 %val13, i64 *%ptr
store volatile i64 %val14, i64 *%ptr
store volatile i64 %val15, i64 *%ptr
store volatile i64 %ext0, i64 *%ptr
store volatile i64 %ext1, i64 *%ptr
store volatile i64 %ext2, i64 *%ptr
store volatile i64 %ext3, i64 *%ptr
store volatile i64 %ext4, i64 *%ptr
store volatile i64 %ext5, i64 *%ptr
store volatile i64 %ext6, i64 *%ptr
store volatile i64 %ext7, i64 *%ptr
store volatile i64 %ext8, i64 *%ptr
store volatile i64 %ext9, i64 *%ptr
store volatile i64 %ext10, i64 *%ptr
store volatile i64 %ext11, i64 *%ptr
store volatile i64 %ext12, i64 *%ptr
store volatile i64 %ext13, i64 *%ptr
store volatile i64 %ext14, i64 *%ptr
store volatile i64 %ext15, i64 *%ptr
ret void
}
|
