1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
; XFAIL: *
; fixme rev16 pattern is not matching
; RUN: llc < %s -march=thumb -mcpu=arm1156t2-s -mattr=+thumb2 | grep "rev16\W*r[0-9]*,\W*r[0-9]*" | count 1
; 0xff00ff00 = 4278255360
; 0x00ff00ff = 16711935
define i32 @f1(i32 %a) {
%l8 = shl i32 %a, 8
%r8 = lshr i32 %a, 8
%mask_l8 = and i32 %l8, 4278255360
%mask_r8 = and i32 %r8, 16711935
%tmp = or i32 %mask_l8, %mask_r8
ret i32 %tmp
}
; 0xff000000 = 4278190080
; 0x00ff0000 = 16711680
; 0x0000ff00 = 65280
; 0x000000ff = 255
define i32 @f2(i32 %a) {
%l8 = shl i32 %a, 8
%r8 = lshr i32 %a, 8
%masklo_l8 = and i32 %l8, 65280
%maskhi_l8 = and i32 %l8, 4278190080
%masklo_r8 = and i32 %r8, 255
%maskhi_r8 = and i32 %r8, 16711680
%tmp1 = or i32 %masklo_l8, %masklo_r8
%tmp2 = or i32 %maskhi_l8, %maskhi_r8
%tmp = or i32 %tmp1, %tmp2
ret i32 %tmp
}
|
