diff options
author | Tim Abbott <tabbott@ksplice.com> | 2009-09-16 16:44:29 -0400 |
---|---|---|
committer | H. Peter Anvin <hpa@zytor.com> | 2009-09-18 10:21:52 -0700 |
commit | 07e81d61605f885920f31634a65aace52beb97db (patch) | |
tree | f48066abb6ca5d922033dc0434ef1a5b8d8cb0bb /arch/x86/kernel | |
parent | 4ae59b916d269255800d69a07ac5b0c368a417f8 (diff) | |
download | kernel_samsung_smdk4412-07e81d61605f885920f31634a65aace52beb97db.zip kernel_samsung_smdk4412-07e81d61605f885920f31634a65aace52beb97db.tar.gz kernel_samsung_smdk4412-07e81d61605f885920f31634a65aace52beb97db.tar.bz2 |
x86: Use section .data.page_aligned for the idt_table.
The .data.idt section is just squashed into the .data.page_aligned
output section by the linker script anyway, so it might as well be in
the .data.page_aligned section.
This eliminates all references to .data.idt on x86.
Signed-off-by: Tim Abbott <tabbott@ksplice.com>
Cc: Ingo Molnar <mingo@redhat.com>
Signed-off-by: H. Peter Anvin <hpa@zytor.com>
Diffstat (limited to 'arch/x86/kernel')
-rw-r--r-- | arch/x86/kernel/traps.c | 6 | ||||
-rw-r--r-- | arch/x86/kernel/vmlinux.lds.S | 1 |
2 files changed, 2 insertions, 5 deletions
diff --git a/arch/x86/kernel/traps.c b/arch/x86/kernel/traps.c index 8326492..ea23d3b 100644 --- a/arch/x86/kernel/traps.c +++ b/arch/x86/kernel/traps.c @@ -73,11 +73,9 @@ char ignore_fpu_irq; /* * The IDT has to be page-aligned to simplify the Pentium - * F0 0F bug workaround.. We have a special link segment - * for this. + * F0 0F bug workaround. */ -gate_desc idt_table[NR_VECTORS] - __attribute__((__section__(".data.idt"))) = { { { { 0, 0 } } }, }; +gate_desc idt_table[NR_VECTORS] __page_aligned_data = { { { { 0, 0 } } }, }; #endif DECLARE_BITMAP(used_vectors, NR_VECTORS); diff --git a/arch/x86/kernel/vmlinux.lds.S b/arch/x86/kernel/vmlinux.lds.S index 5c7826d..7d6cef3 100644 --- a/arch/x86/kernel/vmlinux.lds.S +++ b/arch/x86/kernel/vmlinux.lds.S @@ -112,7 +112,6 @@ SECTIONS #endif PAGE_ALIGNED_DATA(PAGE_SIZE) - *(.data.idt) CACHELINE_ALIGNED_DATA(CONFIG_X86_L1_CACHE_BYTES) |