diff options
| author | Linus Torvalds <torvalds@linux-foundation.org> | 2011-06-14 11:25:32 -0700 |
|---|---|---|
| committer | Linus Torvalds <torvalds@linux-foundation.org> | 2011-06-14 11:25:32 -0700 |
| commit | f39e8409955fad210a9a7169cc53c4c18daaef3a (patch) | |
| tree | c2ebaa508062410e8f3a9de6ee8704dc1bc615c7 /drivers/pci | |
| parent | 6211b3e1bba952fcd16d477b5dafb1904bac0e48 (diff) | |
| parent | 66aa6962ff520804f9874e57ea97995153f499d8 (diff) | |
| download | kernel_samsung_smdk4412-f39e8409955fad210a9a7169cc53c4c18daaef3a.zip kernel_samsung_smdk4412-f39e8409955fad210a9a7169cc53c4c18daaef3a.tar.gz kernel_samsung_smdk4412-f39e8409955fad210a9a7169cc53c4c18daaef3a.tar.bz2 | |
Merge branch 'drm-fixes' of git://git.kernel.org/pub/scm/linux/kernel/git/airlied/drm-2.6
* 'drm-fixes' of git://git.kernel.org/pub/scm/linux/kernel/git/airlied/drm-2.6:
drm: Compare only lower 32 bits of framebuffer map offsets
drm/i915: Don't leak in i915_gem_shmem_pread_slow()
drm/radeon/kms: do bounds checking for 3D_LOAD_VBPNTR and bump array limit
drm/radeon/kms: fix mac g5 quirk
x86/uv/x2apic: update for change in pci bridge handling.
alpha, drm: Remove obsolete Alpha support in MGA DRM code
alpha/drm: Cleanup Alpha support in DRM generic code
savage: remove unnecessary if statement
drm/radeon: fix GUI idle IH debug statements
drm/radeon/kms: check modes against max pixel clock
drm: fix fbs in DRM_IOCTL_MODE_GETRESOURCES ioctl
Diffstat (limited to 'drivers/pci')
| -rw-r--r-- | drivers/pci/pci.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/drivers/pci/pci.c b/drivers/pci/pci.c index 56098b3..5f10c23 100644 --- a/drivers/pci/pci.c +++ b/drivers/pci/pci.c @@ -3271,11 +3271,11 @@ void __init pci_register_set_vga_state(arch_set_vga_state_t func) } static int pci_set_vga_state_arch(struct pci_dev *dev, bool decode, - unsigned int command_bits, bool change_bridge) + unsigned int command_bits, u32 flags) { if (arch_set_vga_state) return arch_set_vga_state(dev, decode, command_bits, - change_bridge); + flags); return 0; } |