aboutsummaryrefslogtreecommitdiffstats
path: root/include/media
diff options
context:
space:
mode:
authorsbrissen <sbrissen@hotmail.com>2013-10-23 13:19:08 -0400
committersbrissen <sbrissen@hotmail.com>2013-11-11 13:56:58 -0500
commit7fc3ce7312fec9320aeffb1a6c6c6d4bf2408669 (patch)
treeefa7d60c4435cffe05ae479aa98cc815f52c4b59 /include/media
parent25db0ffc956371b6613f90e68be96b652c4ab275 (diff)
downloadkernel_samsung_smdk4412-7fc3ce7312fec9320aeffb1a6c6c6d4bf2408669.zip
kernel_samsung_smdk4412-7fc3ce7312fec9320aeffb1a6c6c6d4bf2408669.tar.gz
kernel_samsung_smdk4412-7fc3ce7312fec9320aeffb1a6c6c6d4bf2408669.tar.bz2
Add support for Note 8 (N5100 and N5110)
Change-Id: I6c9798682f9f6349b37cb452353bd0c0e6958401
Diffstat (limited to 'include/media')
-rw-r--r--include/media/sr130pc20_platform.h55
1 files changed, 55 insertions, 0 deletions
diff --git a/include/media/sr130pc20_platform.h b/include/media/sr130pc20_platform.h
new file mode 100644
index 0000000..bb4e0d5
--- /dev/null
+++ b/include/media/sr130pc20_platform.h
@@ -0,0 +1,55 @@
+/*
+ * Driver for SR130PC20 (1.3MP camera) from siliconfile
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+
+#define DEFAULT_PIX_FMT V4L2_PIX_FMT_UYVY /* YUV422 */
+#define DEFAULT_MCLK 24000000
+#define SR130PC20_STREAMOFF_DELAY 50
+
+
+enum {
+ SR130PC20_FLASH_MODE_NORMAL,
+ SR130PC20_FLASH_MODE_MOVIE,
+ SR130PC20_FLASH_MODE_MAX,
+};
+
+enum {
+ SR130PC20_FLASH_OFF = 0,
+ SR130PC20_FLASH_ON = 1,
+};
+
+/* Define debug level */
+#define CAMDBG_LEVEL_ERR (1 << 0)
+#define CAMDBG_LEVEL_WARN (1 << 1)
+#define CAMDBG_LEVEL_INFO (1 << 2)
+#define CAMDBG_LEVEL_DEBUG (1 << 3)
+#define CAMDBG_LEVEL_TRACE (1 << 4)
+#define CAMDBG_LEVEL_DEFAULT \
+ (CAMDBG_LEVEL_ERR | CAMDBG_LEVEL_WARN | CAMDBG_LEVEL_INFO)
+
+struct sr130pc20_platform_data {
+ u32 default_width;
+ u32 default_height;
+ u32 pixelformat;
+ u32 freq; /* MCLK in Hz */
+
+ /* This SoC supports Parallel & CSI-2 */
+ u32 is_mipi; /* set to 1 if mipi */
+ s32 streamoff_delay; /* ms, type is signed */
+
+ /* ISP interrupt */
+ /* int (*config_isp_irq)(void);*/
+
+ #define SR130PC20_SUPPORT_FLASH
+ int (*flash_en)(u32 mode, u32 onoff);
+ int (*is_flash_on)(void);
+
+ int (*stby_on)(bool);
+
+ u8 dbg_level;
+};