blob: 883d37dec3e89e05e2b63269d9083ebc0635c35e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
|
/* linux/arch/arm/plat-s5p/include/plat/regs-fimc.h
*
* Copyright (c) 2010 Samsung Electronics Co., Ltd.
* http://www.samsung.com/
*
* Register definition file for Samsung Camera Interface (FIMC) driver
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
#ifndef __ASM_PLAT_REGS_FIMC_H
#define __ASM_PLAT_REGS_FIMC_H __FILE__
/*
* Register part
*/
#define S3C_CISRCFMT (0x00) /* Input source format */
#define S3C_CIWDOFST (0x04) /* Window offset */
#define S3C_CIGCTRL (0x08) /* Global control */
#define S3C_CIWDOFST2 (0x14) /* Window offset 2 */
#define S3C_CIOYSA1 (0x18) /* Y 1st frame start address for output DMA */
#define S3C_CIOYSA2 (0x1c) /* Y 2nd frame start address for output DMA */
#define S3C_CIOYSA3 (0x20) /* Y 3rd frame start address for output DMA */
#define S3C_CIOYSA4 (0x24) /* Y 4th frame start address for output DMA */
#define S3C_CIOCBSA1 (0x28) /* Cb 1st frame start address for output DMA */
#define S3C_CIOCBSA2 (0x2c) /* Cb 2nd frame start address for output DMA */
#define S3C_CIOCBSA3 (0x30) /* Cb 3rd frame start address for output DMA */
#define S3C_CIOCBSA4 (0x34) /* Cb 4th frame start address for output DMA */
#define S3C_CIOCRSA1 (0x38) /* Cr 1st frame start address for output DMA */
#define S3C_CIOCRSA2 (0x3c) /* Cr 2nd frame start address for output DMA */
#define S3C_CIOCRSA3 (0x40) /* Cr 3rd frame start address for output DMA */
#define S3C_CIOCRSA4 (0x44) /* Cr 4th frame start address for output DMA */
#define S3C_CITRGFMT (0x48) /* Target image format */
#define S3C_CIOCTRL (0x4c) /* Output DMA control */
#define S3C_CISCPRERATIO (0x50) /* Pre-scaler control 1 */
#define S3C_CISCPREDST (0x54) /* Pre-scaler control 2 */
#define S3C_CISCCTRL (0x58) /* Main scaler control */
#define S3C_CITAREA (0x5c) /* Target area */
#define S3C_CISTATUS (0x64) /* Status */
#define S3C_CISTATUS2 (0x68) /* Status2 */
#define S3C_CIIMGCPT (0xc0) /* Image capture enable command */
#define S3C_CICPTSEQ (0xc4) /* Capture sequence */
#define S3C_CIIMGEFF (0xd0) /* Image effects */
#define S3C_CIIYSA0 (0xd4) /* Y frame start address for input DMA */
#define S3C_CIICBSA0 (0xd8) /* Cb frame start address for input DMA */
#define S3C_CIICRSA0 (0xdc) /* Cr frame start address for input DMA */
#define S3C_CIILINESKIP_Y (0xec) /* Input DMA Y Line Skip */
#define S3C_CIILINESKIP_CB (0xf0) /* Input DMA Cb Line Skip */
#define S3C_CIILINESKIP_CR (0xf4) /* Input DMA Cr Line Skip */
#define S3C_CIREAL_ISIZE (0xf8) /* Real input DMA image size */
#define S3C_MSCTRL (0xfc) /* Input DMA control */
#define S3C_CIOYOFF (0x168) /* Output DMA Y offset */
#define S3C_CIOCBOFF (0x16c) /* Output DMA CB offset */
#define S3C_CIOCROFF (0x170) /* Output DMA CR offset */
#define S3C_CIIYOFF (0x174) /* Input DMA Y offset */
#define S3C_CIICBOFF (0x178) /* Input DMA CB offset */
#define S3C_CIICROFF (0x17c) /* Input DMA CR offset */
#define S3C_ORGISIZE (0x180) /* Input DMA original image size */
#define S3C_ORGOSIZE (0x184) /* Output DMA original image size */
#define S3C_CIEXTEN (0x188) /* Real output DMA image size */
#define S3C_CIDMAPARAM (0x18c) /* DMA parameter */
#define S3C_CSIIMGFMT (0x194) /* MIPI CSI image format */
#define S3C_MISC_FIMC (0x198) /* FIMC Clock Source Select */
/* Add for FIMC v5.1 */
#define S3C_CIFCNTSEQ (0x1fc) /* Output Frame Buffer Sequence */
#define S3C_CIOYSA5 (0x200) /* Y 5th frame start address for output DMA */
#define S3C_CIOYSA6 (0x204) /* Y 6th frame start address for output DMA */
#define S3C_CIOYSA7 (0x208) /* Y 7th frame start address for output DMA */
#define S3C_CIOYSA8 (0x20c) /* Y 8th frame start address for output DMA */
#define S3C_CIOYSA9 (0x210) /* Y 9th frame start address for output DMA */
#define S3C_CIOYSA10 (0x214) /* Y 10th frame start address for output DMA */
#define S3C_CIOYSA11 (0x218) /* Y 11th frame start address for output DMA */
#define S3C_CIOYSA12 (0x21c) /* Y 12th frame start address for output DMA */
#define S3C_CIOYSA13 (0x220) /* Y 13th frame start address for output DMA */
#define S3C_CIOYSA14 (0x224) /* Y 14th frame start address for output DMA */
#define S3C_CIOYSA15 (0x228) /* Y 15th frame start address for output DMA */
#define S3C_CIOYSA16 (0x22c) /* Y 16th frame start address for output DMA */
#define S3C_CIOYSA17 (0x230) /* Y 17th frame start address for output DMA */
#define S3C_CIOYSA18 (0x234) /* Y 18th frame start address for output DMA */
#define S3C_CIOYSA19 (0x238) /* Y 19th frame start address for output DMA */
#define S3C_CIOYSA20 (0x23c) /* Y 20th frame start address for output DMA */
#define S3C_CIOYSA21 (0x240) /* Y 21th frame start address for output DMA */
#define S3C_CIOYSA22 (0x244) /* Y 22th frame start address for output DMA */
#define S3C_CIOYSA23 (0x248) /* Y 23th frame start address for output DMA */
#define S3C_CIOYSA24 (0x24c) /* Y 24th frame start address for output DMA */
#define S3C_CIOYSA25 (0x250) /* Y 25th frame start address for output DMA */
#define S3C_CIOYSA26 (0x254) /* Y 26th frame start address for output DMA */
#define S3C_CIOYSA27 (0x258) /* Y 27th frame start address for output DMA */
#define S3C_CIOYSA28 (0x25c) /* Y 28th frame start address for output DMA */
#define S3C_CIOYSA29 (0x260) /* Y 29th frame start address for output DMA */
#define S3C_CIOYSA30 (0x264) /* Y 30th frame start address for output DMA */
#define S3C_CIOYSA31 (0x268) /* Y 31th frame start address for output DMA */
#define S3C_CIOYSA32 (0x26c) /* Y 32th frame start address for output DMA */
#define S3C_CIOCBSA5 (0x270) /* CB 5th frame start address for output DMA */
#define S3C_CIOCBSA6 (0x274) /* CB 6th frame start address for output DMA */
#define S3C_CIOCBSA7 (0x278) /* CB 7th frame start address for output DMA */
#define S3C_CIOCBSA8 (0x27c) /* CB 8th frame start address for output DMA */
#define S3C_CIOCBSA9 (0x280) /* CB 9th frame start address for output DMA */
#define S3C_CIOCBSA10 (0x284) /* CB 10th frame start address for output DMA */
#define S3C_CIOCBSA11 (0x288) /* CB 11th frame start address for output DMA */
#define S3C_CIOCBSA12 (0x28c) /* CB 12th frame start address for output DMA */
#define S3C_CIOCBSA13 (0x290) /* CB 13th frame start address for output DMA */
#define S3C_CIOCBSA14 (0x294) /* CB 14th frame start address for output DMA */
#define S3C_CIOCBSA15 (0x298) /* CB 15th frame start address for output DMA */
#define S3C_CIOCBSA16 (0x29c) /* CB 16th frame start address for output DMA */
#define S3C_CIOCBSA17 (0x2a0) /* CB 17th frame start address for output DMA */
#define S3C_CIOCBSA18 (0x2a4) /* CB 18th frame start address for output DMA */
#define S3C_CIOCBSA19 (0x2a8) /* CB 19th frame start address for output DMA */
#define S3C_CIOCBSA20 (0x2ac) /* CB 20th frame start address for output DMA */
#define S3C_CIOCBSA21 (0x2b0) /* CB 21th frame start address for output DMA */
#define S3C_CIOCBSA22 (0x2b4) /* CB 22th frame start address for output DMA */
#define S3C_CIOCBSA23 (0x2b8) /* CB 23th frame start address for output DMA */
#define S3C_CIOCBSA24 (0x2bc) /* CB 24th frame start address for output DMA */
#define S3C_CIOCBSA25 (0x2c0) /* CB 25th frame start address for output DMA */
#define S3C_CIOCBSA26 (0x2c4) /* CB 26th frame start address for output DMA */
#define S3C_CIOCBSA27 (0x2c8) /* CB 27th frame start address for output DMA */
#define S3C_CIOCBSA28 (0x2cc) /* CB 28th frame start address for output DMA */
#define S3C_CIOCBSA29 (0x2d0) /* CB 29th frame start address for output DMA */
#define S3C_CIOCBSA30 (0x2d4) /* CB 30th frame start address for output DMA */
#define S3C_CIOCBSA31 (0x2d8) /* CB 31th frame start address for output DMA */
#define S3C_CIOCBSA32 (0x2dc) /* CB 32th frame start address for output DMA */
#define S3C_CIOCRSA5 (0x2e0) /* CR 5th frame start address for output DMA */
#define S3C_CIOCRSA6 (0x2e4) /* CR 6th frame start address for output DMA */
#define S3C_CIOCRSA7 (0x2e8) /* CR 7th frame start address for output DMA */
#define S3C_CIOCRSA8 (0x2ec) /* CR 8th frame start address for output DMA */
#define S3C_CIOCRSA9 (0x2f0) /* CR 9th frame start address for output DMA */
#define S3C_CIOCRSA10 (0x2f4) /* CR 10th frame start address for output DMA */
#define S3C_CIOCRSA11 (0x2f8) /* CR 11th frame start address for output DMA */
#define S3C_CIOCRSA12 (0x2fc) /* CR 12th frame start address for output DMA */
#define S3C_CIOCRSA13 (0x300) /* CR 13th frame start address for output DMA */
#define S3C_CIOCRSA14 (0x304) /* CR 14th frame start address for output DMA */
#define S3C_CIOCRSA15 (0x308) /* CR 15th frame start address for output DMA */
#define S3C_CIOCRSA16 (0x30c) /* CR 16th frame start address for output DMA */
#define S3C_CIOCRSA17 (0x310) /* CR 17th frame start address for output DMA */
#define S3C_CIOCRSA18 (0x314) /* CR 18th frame start address for output DMA */
#define S3C_CIOCRSA19 (0x318) /* CR 19th frame start address for output DMA */
#define S3C_CIOCRSA20 (0x31c) /* CR 20th frame start address for output DMA */
#define S3C_CIOCRSA21 (0x320) /* CR 21th frame start address for output DMA */
#define S3C_CIOCRSA22 (0x324) /* CR 22th frame start address for output DMA */
#define S3C_CIOCRSA23 (0x328) /* CR 23th frame start address for output DMA */
#define S3C_CIOCRSA24 (0x32c) /* CR 24th frame start address for output DMA */
#define S3C_CIOCRSA25 (0x330) /* CR 25th frame start address for output DMA */
#define S3C_CIOCRSA26 (0x334) /* CR 26th frame start address for output DMA */
#define S3C_CIOCRSA27 (0x338) /* CR 27th frame start address for output DMA */
#define S3C_CIOCRSA28 (0x33c) /* CR 28th frame start address for output DMA */
#define S3C_CIOCRSA29 (0x340) /* CR 29th frame start address for output DMA */
#define S3C_CIOCRSA30 (0x344) /* CR 30th frame start address for output DMA */
#define S3C_CIOCRSA31 (0x348) /* CR 31th frame start address for output DMA */
#define S3C_CIOCRSA32 (0x34c) /* CR 32th frame start address for output DMA */
/*
* Macro part
*/
/* frame start address 1 ~ 4, 5 ~ 32 */
#define DEF_PP 4 /* Number of Default PingPong Memory */
#define S3C_CIOYSA(__x) \
(((__x) < DEF_PP) ? \
(S3C_CIOYSA1 + (__x) * 4) : (S3C_CIOYSA5 + ((__x) - DEF_PP) * 4))
#define S3C_CIOCBSA(__x) \
(((__x) < DEF_PP) ? \
(S3C_CIOCBSA1 + (__x) * 4) : (S3C_CIOCBSA5 + ((__x) - DEF_PP) * 4))
#define S3C_CIOCRSA(__x) \
(((__x) < DEF_PP) ? \
(S3C_CIOCRSA1 + (__x) * 4) : (S3C_CIOCRSA5 + ((__x) - DEF_PP) * 4))
#define S3C_CISRCFMT_SOURCEHSIZE(x) ((x) << 16)
#define S3C_CISRCFMT_SOURCEVSIZE(x) ((x) << 0)
#define S3C_CIWDOFST_WINHOROFST(x) ((x) << 16)
#define S3C_CIWDOFST_WINVEROFST(x) ((x) << 0)
#define S3C_CIWDOFST2_WINHOROFST2(x) ((x) << 16)
#define S3C_CIWDOFST2_WINVEROFST2(x) ((x) << 0)
#define S3C_CITRGFMT_TARGETHSIZE(x) (((x) & 0x1fff) << 16)
#define S3C_CITRGFMT_TARGETVSIZE(x) (((x) & 0x1fff) << 0)
#define S3C_CISCPRERATIO_SHFACTOR(x) ((x) << 28)
#define S3C_CISCPRERATIO_PREHORRATIO(x) ((x) << 16)
#define S3C_CISCPRERATIO_PREVERRATIO(x) ((x) << 0)
#define S3C_CISCPREDST_PREDSTWIDTH(x) ((x) << 16)
#define S3C_CISCPREDST_PREDSTHEIGHT(x) ((x) << 0)
#define S3C_CISCCTRL_MAINHORRATIO(x) ((x) << 16)
#define S3C_CISCCTRL_MAINVERRATIO(x) ((x) << 0)
#define S3C_CITAREA_TARGET_AREA(x) ((x) << 0)
#define S3C_CISTATUS_GET_FRAME_COUNT(x) (((x) >> 26) & 0x3)
#define S3C_CISTATUS_GET_FRAME_END(x) (((x) >> 17) & 0x1)
#define S3C_CISTATUS_GET_LAST_CAPTURE_END(x) (((x) >> 16) & 0x1)
#define S3C_CISTATUS_GET_LCD_STATUS(x) (((x) >> 9) & 0x1)
#define S3C_CISTATUS_GET_ENVID_STATUS(x) (((x) >> 8) & 0x1)
#define S3C_CISTATUS2_GET_FRAMECOUNT_BEFORE(x) (((x) >> 7) & 0x3f)
#define S3C_CISTATUS2_GET_FRAMECOUNT_PRESENT(x) ((x) & 0x3f)
#define S3C_CIIMGEFF_FIN(x) ((x & 0x7) << 26)
#define S3C_CIIMGEFF_PAT_CB(x) ((x) << 13)
#define S3C_CIIMGEFF_PAT_CR(x) ((x) << 0)
#define S3C_CIILINESKIP(x) (((x) & 0xf) << 24)
#define S3C_CIREAL_ISIZE_HEIGHT(x) ((x) << 16)
#define S3C_CIREAL_ISIZE_WIDTH(x) ((x) << 0)
#define S3C_MSCTRL_SUCCESSIVE_COUNT(x) ((x) << 24)
#define S3C_MSCTRL_GET_INDMA_STATUS(x) ((x) & 0x1)
#define S3C_CIOYOFF_VERTICAL(x) ((x) << 16)
#define S3C_CIOYOFF_HORIZONTAL(x) ((x) << 0)
#define S3C_CIOCBOFF_VERTICAL(x) ((x) << 16)
#define S3C_CIOCBOFF_HORIZONTAL(x) ((x) << 0)
#define S3C_CIOCROFF_VERTICAL(x) ((x) << 16)
#define S3C_CIOCROFF_HORIZONTAL(x) ((x) << 0)
#define S3C_CIIYOFF_VERTICAL(x) ((x) << 16)
#define S3C_CIIYOFF_HORIZONTAL(x) ((x) << 0)
#define S3C_CIICBOFF_VERTICAL(x) ((x) << 16)
#define S3C_CIICBOFF_HORIZONTAL(x) ((x) << 0)
#define S3C_CIICROFF_VERTICAL(x) ((x) << 16)
#define S3C_CIICROFF_HORIZONTAL(x) ((x) << 0)
#define S3C_ORGISIZE_VERTICAL(x) ((x) << 16)
#define S3C_ORGISIZE_HORIZONTAL(x) ((x) << 0)
#define S3C_ORGOSIZE_VERTICAL(x) ((x) << 16)
#define S3C_ORGOSIZE_HORIZONTAL(x) ((x) << 0)
#define S3C_CIEXTEN_TARGETH_EXT(x) ((((x) & 0x2000) >> 13) << 26)
#define S3C_CIEXTEN_TARGETV_EXT(x) ((((x) & 0x2000) >> 13) << 24)
#define S3C_CIEXTEN_MAINHORRATIO_EXT(x) (((x) & 0x3F) << 10)
#define S3C_CIEXTEN_MAINVERRATIO_EXT(x) ((x) & 0x3F)
/*
* Bit definition part
*/
/* Source format register */
#define S3C_CISRCFMT_ITU601_8BIT (1 << 31)
#define S3C_CISRCFMT_ITU656_8BIT (0 << 31)
#define S3C_CISRCFMT_ITU601_16BIT (1 << 29)
#define S3C_CISRCFMT_ORDER422_YCBYCR (0 << 14)
#define S3C_CISRCFMT_ORDER422_YCRYCB (1 << 14)
#define S3C_CISRCFMT_ORDER422_CBYCRY (2 << 14)
#define S3C_CISRCFMT_ORDER422_CRYCBY (3 << 14)
#define S3C_CISRCFMT_ORDER422_Y4CBCRCBCR (0 << 14) /* ITU601 16bit only */
#define S3C_CISRCFMT_ORDER422_Y4CRCBCRCB (1 << 14) /* ITU601 16bit only */
/* Window offset register */
#define S3C_CIWDOFST_WINOFSEN (1 << 31)
#define S3C_CIWDOFST_CLROVFIY (1 << 30)
#define S3C_CIWDOFST_CLROVRLB (1 << 29)
#define S3C_CIWDOFST_WINHOROFST_MASK (0x7ff << 16)
#define S3C_CIWDOFST_CLROVFICB (1 << 15)
#define S3C_CIWDOFST_CLROVFICR (1 << 14)
#define S3C_CIWDOFST_WINVEROFST_MASK (0xfff << 0)
/* Global control register */
#define S3C_CIGCTRL_SWRST (1 << 31)
#define S3C_CIGCTRL_CAMRST_A (1 << 30)
#define S3C_CIGCTRL_SELCAM_ITU_B (0 << 29)
#define S3C_CIGCTRL_SELCAM_ITU_A (1 << 29)
#define S3C_CIGCTRL_SELCAM_ITU_MASK (1 << 29)
#define S3C_CIGCTRL_TESTPATTERN_NORMAL (0 << 27)
#define S3C_CIGCTRL_TESTPATTERN_COLOR_BAR (1 << 27)
#define S3C_CIGCTRL_TESTPATTERN_HOR_INC (2 << 27)
#define S3C_CIGCTRL_TESTPATTERN_VER_INC (3 << 27)
#define S3C_CIGCTRL_TESTPATTERN_MASK (3 << 27)
#define S3C_CIGCTRL_TESTPATTERN_SHIFT (27)
#define S3C_CIGCTRL_INVPOLPCLK (1 << 26)
#define S3C_CIGCTRL_INVPOLVSYNC (1 << 25)
#define S3C_CIGCTRL_INVPOLHREF (1 << 24)
#define S3C_CIGCTRL_IRQ_OVFEN (1 << 22)
#define S3C_CIGCTRL_HREF_MASK (1 << 21)
#define S3C_CIGCTRL_IRQ_EDGE (0 << 20)
#define S3C_CIGCTRL_IRQ_LEVEL (1 << 20)
#define S3C_CIGCTRL_IRQ_CLR (1 << 19)
#define S3C_CIGCTRL_IRQ_END_DISABLE (1 << 18)
#define S3C_CIGCTRL_IRQ_DISABLE (0 << 16)
#define S3C_CIGCTRL_IRQ_ENABLE (1 << 16)
#define S3C_CIGCTRL_SHADOW_DISABLE (1 << 12)
#define S3C_CIGCTRL_CAM_JPEG (1 << 8)
#define S3C_CIGCTRL_SELCAM_MIPI_B (0 << 7)
#define S3C_CIGCTRL_SELCAM_MIPI_A (1 << 7)
#define S3C_CIGCTRL_SELCAM_MIPI_MASK (1 << 7)
#define S3C_CIGCTRL_SELWB_CAMIF_CAMERA (0 << 6)
#define S3C_CIGCTRL_SELWB_CAMIF_WRITEBACK (1 << 6)
#define S3C_CIGCTRL_SELWRITEBACK_MASK (1 << 10)
#define S3C_CIGCTRL_SELWRITEBACK_A (1 << 10)
#define S3C_CIGCTRL_SELWRITEBACK_B (0 << 10)
#define S3C_CIGCTRL_SELWB_CAMIF_MASK (1 << 6)
#define S3C_CIGCTRL_CSC_ITU601 (0 << 5)
#define S3C_CIGCTRL_CSC_ITU709 (1 << 5)
#define S3C_CIGCTRL_CSC_MASK (1 << 5)
#define S3C_CIGCTRL_INVPOLHSYNC (1 << 4)
#define S3C_CIGCTRL_SELCAM_FIMC_ITU (0 << 3)
#define S3C_CIGCTRL_SELCAM_FIMC_MIPI (1 << 3)
#define S3C_CIGCTRL_SELCAM_FIMC_MASK (1 << 3)
#define S3C_CIGCTRL_PROGRESSIVE (0 << 0)
#define S3C_CIGCTRL_INTERLACE (1 << 0)
/* Window offset2 register */
#define S3C_CIWDOFST_WINHOROFST2_MASK (0xfff << 16)
#define S3C_CIWDOFST_WINVEROFST2_MASK (0xfff << 16)
/* Target format register */
#define S3C_CITRGFMT_INROT90_CLOCKWISE (1 << 31)
#define S3C_CITRGFMT_OUTFORMAT_YCBCR420 (0 << 29)
#define S3C_CITRGFMT_OUTFORMAT_YCBCR422 (1 << 29)
#define S3C_CITRGFMT_OUTFORMAT_YCBCR422_1PLANE (2 << 29)
#define S3C_CITRGFMT_OUTFORMAT_RGB (3 << 29)
#define S3C_CITRGFMT_OUTFORMAT_MASK (3 << 29)
#define S3C_CITRGFMT_FLIP_SHIFT (14)
#define S3C_CITRGFMT_FLIP_NORMAL (0 << 14)
#define S3C_CITRGFMT_FLIP_X_MIRROR (1 << 14)
#define S3C_CITRGFMT_FLIP_Y_MIRROR (2 << 14)
#define S3C_CITRGFMT_FLIP_180 (3 << 14)
#define S3C_CITRGFMT_FLIP_MASK (3 << 14)
#define S3C_CITRGFMT_OUTROT90_CLOCKWISE (1 << 13)
#define S3C_CITRGFMT_TARGETV_MASK (0x1fff << 0)
#define S3C_CITRGFMT_TARGETH_MASK (0x1fff << 16)
/* Output DMA control register */
#define S3C_CIOCTRL_WEAVE_OUT (1 << 31)
#define S3C_CIOCTRL_WEAVE_MASK (1 << 31)
#define S3C_CIOCTRL_LASTENDEN (1 << 30)
#define S3C_CIOCTRL_ORDER2P_LSB_CBCR (0 << 24)
#define S3C_CIOCTRL_ORDER2P_LSB_CRCB (1 << 24)
#define S3C_CIOCTRL_ORDER2P_MSB_CRCB (2 << 24)
#define S3C_CIOCTRL_ORDER2P_MSB_CBCR (3 << 24)
#define S3C_CIOCTRL_ORDER2P_SHIFT (24)
#define S3C_CIOCTRL_ORDER2P_MASK (3 << 24)
#define S3C_CIOCTRL_YCBCR_3PLANE (0 << 3)
#define S3C_CIOCTRL_YCBCR_2PLANE (1 << 3)
#define S3C_CIOCTRL_YCBCR_PLANE_MASK (1 << 3)
#define S3C_CIOCTRL_LASTIRQ_ENABLE (1 << 2)
#define S3C_CIOCTRL_ORDER422_YCBYCR (0 << 0)
#define S3C_CIOCTRL_ORDER422_YCRYCB (1 << 0)
#define S3C_CIOCTRL_ORDER422_CBYCRY (2 << 0)
#define S3C_CIOCTRL_ORDER422_CRYCBY (3 << 0)
#define S3C_CIOCTRL_ORDER422_MASK (3 << 0)
/* Main scaler control register */
#define S3C_CISCCTRL_SCALERBYPASS (1 << 31)
#define S3C_CISCCTRL_SCALEUP_H (1 << 30)
#define S3C_CISCCTRL_SCALEUP_V (1 << 29)
#define S3C_CISCCTRL_CSCR2Y_NARROW (0 << 28)
#define S3C_CISCCTRL_CSCR2Y_WIDE (1 << 28)
#define S3C_CISCCTRL_CSCY2R_NARROW (0 << 27)
#define S3C_CISCCTRL_CSCY2R_WIDE (1 << 27)
#define S3C_CISCCTRL_LCDPATHEN_FIFO (1 << 26)
#define S3C_CISCCTRL_PROGRESSIVE (0 << 25)
#define S3C_CISCCTRL_INTERLACE (1 << 25)
#define S3C_CISCCTRL_SCAN_MASK (1 << 25)
#define S3C_CISCCTRL_SCALERSTART (1 << 15)
#define S3C_CISCCTRL_INRGB_FMT_RGB565 (0 << 13)
#define S3C_CISCCTRL_INRGB_FMT_RGB666 (1 << 13)
#define S3C_CISCCTRL_INRGB_FMT_RGB888 (2 << 13)
#define S3C_CISCCTRL_INRGB_FMT_RGB_MASK (3 << 13)
#define S3C_CISCCTRL_OUTRGB_FMT_RGB565 (0 << 11)
#define S3C_CISCCTRL_OUTRGB_FMT_RGB666 (1 << 11)
#define S3C_CISCCTRL_OUTRGB_FMT_RGB888 (2 << 11)
#define S3C_CISCCTRL_OUTRGB_FMT_RGB_MASK (3 << 11)
#define S3C_CISCCTRL_EXTRGB_NORMAL (0 << 10)
#define S3C_CISCCTRL_EXTRGB_EXTENSION (1 << 10)
#define S3C_CISCCTRL_ONE2ONE (1 << 9)
#define S3C_CISCCTRL_MAIN_V_RATIO_MASK (0x1ff << 0)
#define S3C_CISCCTRL_MAIN_H_RATIO_MASK (0x1ff << 16)
/* Status register */
#define S3C_CISTATUS_OVFIY (1 << 31)
#define S3C_CISTATUS_OVFICB (1 << 30)
#define S3C_CISTATUS_OVFICR (1 << 29)
#define S3C_CISTATUS_VSYNC (1 << 28)
#define S3C_CISTATUS_SCALERSTART (1 << 26)
#define S3C_CISTATUS_WINOFSTEN (1 << 25)
#define S3C_CISTATUS_IMGCPTEN (1 << 22)
#define S3C_CISTATUS_IMGCPTENSC (1 << 21)
#define S3C_CISTATUS_VSYNC_A (1 << 20)
#define S3C_CISTATUS_VSYNC_B (1 << 19)
#define S3C_CISTATUS_OVRLB (1 << 18)
#define S3C_CISTATUS_FRAMEEND (1 << 17)
#define S3C_CISTATUS_LASTCAPTUREEND (1 << 16)
#define S3C_CISTATUS_VVALID_A (1 << 15)
#define S3C_CISTATUS_VVALID_B (1 << 14)
/* Image capture enable register */
#define S3C_CIIMGCPT_IMGCPTEN (1 << 31)
#define S3C_CIIMGCPT_IMGCPTEN_SC (1 << 30)
#define S3C_CIIMGCPT_CPT_FREN_ENABLE (1 << 25)
#define S3C_CIIMGCPT_CPT_FRMOD_EN (0 << 18)
#define S3C_CIIMGCPT_CPT_FRMOD_CNT (1 << 18)
/* Image effects register */
#define S3C_CIIMGEFF_IE_DISABLE (0 << 30)
#define S3C_CIIMGEFF_IE_ENABLE (1 << 30)
#define S3C_CIIMGEFF_IE_SC_BEFORE (0 << 29)
#define S3C_CIIMGEFF_IE_SC_AFTER (1 << 29)
#define S3C_CIIMGEFF_FIN_BYPASS (0 << 26)
#define S3C_CIIMGEFF_FIN_ARBITRARY (1 << 26)
#define S3C_CIIMGEFF_FIN_NEGATIVE (2 << 26)
#define S3C_CIIMGEFF_FIN_ARTFREEZE (3 << 26)
#define S3C_CIIMGEFF_FIN_EMBOSSING (4 << 26)
#define S3C_CIIMGEFF_FIN_SILHOUETTE (5 << 26)
#define S3C_CIIMGEFF_FIN_MASK (7 << 26)
#define S3C_CIIMGEFF_PAT_CBCR_MASK ((0xff < 13) | (0xff < 0))
/* Real input DMA size register */
#define S3C_CIREAL_ISIZE_AUTOLOAD_ENABLE (1 << 31)
#define S3C_CIREAL_ISIZE_ADDR_CH_DISABLE (1 << 30)
#define S3C_CIREAL_ISIZE_HEIGHT_MASK (0x3FFF << 16)
#define S3C_CIREAL_ISIZE_WIDTH_MASK (0x3FFF << 0)
/* Input DMA control register */
#define S3C_MSCTRL_FIELD_MASK (1 << 31)
#define S3C_MSCTRL_FIELD_WEAVE (1 << 31)
#define S3C_MSCTRL_FIELD_NORMAL (0 << 31)
#define S3C_MSCTRL_BURST_CNT (24)
#define S3C_MSCTRL_BURST_CNT_MASK (0xf << 24)
#define S3C_MSCTRL_ORDER2P_LSB_CBCR (0 << 16)
#define S3C_MSCTRL_ORDER2P_LSB_CRCB (1 << 16)
#define S3C_MSCTRL_ORDER2P_MSB_CRCB (2 << 16)
#define S3C_MSCTRL_ORDER2P_MSB_CBCR (3 << 16)
#define S3C_MSCTRL_ORDER2P_SHIFT (16)
#define S3C_MSCTRL_ORDER2P_SHIFT_MASK (0x3 << 16)
#define S3C_MSCTRL_C_INT_IN_3PLANE (0 << 15)
#define S3C_MSCTRL_C_INT_IN_2PLANE (1 << 15)
#define S3C_MSCTRL_FLIP_SHIFT (13)
#define S3C_MSCTRL_FLIP_NORMAL (0 << 13)
#define S3C_MSCTRL_FLIP_X_MIRROR (1 << 13)
#define S3C_MSCTRL_FLIP_Y_MIRROR (2 << 13)
#define S3C_MSCTRL_FLIP_180 (3 << 13)
#define S3C_MSCTRL_FLIP_MASK (3 << 13)
#define S3C_MSCTRL_ORDER422_CRYCBY (0 << 4)
#define S3C_MSCTRL_ORDER422_YCRYCB (1 << 4)
#define S3C_MSCTRL_ORDER422_CBYCRY (2 << 4)
#define S3C_MSCTRL_ORDER422_YCBYCR (3 << 4)
#define S3C_MSCTRL_INPUT_EXTCAM (0 << 3)
#define S3C_MSCTRL_INPUT_MEMORY (1 << 3)
#define S3C_MSCTRL_INPUT_MASK (1 << 3)
#define S3C_MSCTRL_INFORMAT_YCBCR420 (0 << 1)
#define S3C_MSCTRL_INFORMAT_YCBCR422 (1 << 1)
#define S3C_MSCTRL_INFORMAT_YCBCR422_1PLANE (2 << 1)
#define S3C_MSCTRL_INFORMAT_RGB (3 << 1)
#define S3C_MSCTRL_ENVID (1 << 0)
/* DMA parameter register */
#define S3C_CIDMAPARAM_R_MODE_LINEAR (0 << 29)
#define S3C_CIDMAPARAM_R_MODE_CONFTILE (1 << 29)
#define S3C_CIDMAPARAM_R_MODE_16X16 (2 << 29)
#define S3C_CIDMAPARAM_R_MODE_64X32 (3 << 29)
#define S3C_CIDMAPARAM_R_MODE_MASK (3 << 29)
#define S3C_CIDMAPARAM_R_TILE_HSIZE_64 (0 << 24)
#define S3C_CIDMAPARAM_R_TILE_HSIZE_128 (1 << 24)
#define S3C_CIDMAPARAM_R_TILE_HSIZE_256 (2 << 24)
#define S3C_CIDMAPARAM_R_TILE_HSIZE_512 (3 << 24)
#define S3C_CIDMAPARAM_R_TILE_HSIZE_1024 (4 << 24)
#define S3C_CIDMAPARAM_R_TILE_HSIZE_2048 (5 << 24)
#define S3C_CIDMAPARAM_R_TILE_HSIZE_4096 (6 << 24)
#define S3C_CIDMAPARAM_R_TILE_VSIZE_1 (0 << 20)
#define S3C_CIDMAPARAM_R_TILE_VSIZE_2 (1 << 20)
#define S3C_CIDMAPARAM_R_TILE_VSIZE_4 (2 << 20)
#define S3C_CIDMAPARAM_R_TILE_VSIZE_8 (3 << 20)
#define S3C_CIDMAPARAM_R_TILE_VSIZE_16 (4 << 20)
#define S3C_CIDMAPARAM_R_TILE_VSIZE_32 (5 << 20)
#define S3C_CIDMAPARAM_W_MODE_LINEAR (0 << 13)
#define S3C_CIDMAPARAM_W_MODE_CONFTILE (1 << 13)
#define S3C_CIDMAPARAM_W_MODE_16X16 (2 << 13)
#define S3C_CIDMAPARAM_W_MODE_64X32 (3 << 13)
#define S3C_CIDMAPARAM_W_MODE_MASK (3 << 13)
#define S3C_CIDMAPARAM_W_TILE_HSIZE_64 (0 << 8)
#define S3C_CIDMAPARAM_W_TILE_HSIZE_128 (1 << 8)
#define S3C_CIDMAPARAM_W_TILE_HSIZE_256 (2 << 8)
#define S3C_CIDMAPARAM_W_TILE_HSIZE_512 (3 << 8)
#define S3C_CIDMAPARAM_W_TILE_HSIZE_1024 (4 << 8)
#define S3C_CIDMAPARAM_W_TILE_HSIZE_2048 (5 << 8)
#define S3C_CIDMAPARAM_W_TILE_HSIZE_4096 (6 << 8)
#define S3C_CIDMAPARAM_W_TILE_VSIZE_1 (0 << 4)
#define S3C_CIDMAPARAM_W_TILE_VSIZE_2 (1 << 4)
#define S3C_CIDMAPARAM_W_TILE_VSIZE_4 (2 << 4)
#define S3C_CIDMAPARAM_W_TILE_VSIZE_8 (3 << 4)
#define S3C_CIDMAPARAM_W_TILE_VSIZE_16 (4 << 4)
#define S3C_CIDMAPARAM_W_TILE_VSIZE_32 (5 << 4)
/* Gathering Extension register */
#define S3C_CIEXTEN_TARGETH_EXT_MASK (1 << 26)
#define S3C_CIEXTEN_TARGETV_EXT_MASK (1 << 24)
#define S3C_CIEXTEN_MAINHORRATIO_EXT_MASK (0x3F << 10)
#define S3C_CIEXTEN_MAINVERRATIO_EXT_MASK (0x3F)
#define S3C_CIEXTEN_YUV444_OUT (1 << 22)
/* FIMC Clock Source Select register */
#define S3C_CLKSRC_HCLK (0 << 1)
#define S3C_CLKSRC_HCLK_MASK (1 << 1)
#define S3C_CLKSRC_SCLK (1 << 1)
/* SYSREG for FIMC writeback */
#define SYSREG_CAMERA_BLK (S3C_VA_SYS + 0x0218)
#define SYSREG_ISP_BLK (S3C_VA_SYS + 0x020c)
#endif /* __ASM_PLAT_REGS_FIMC_H */
|
