aboutsummaryrefslogtreecommitdiffstats
path: root/include/asm-mn10300/timer-regs.h
blob: 1d883b7f94ab9b63776255c681d9001d690d28ad (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
/* AM33v2 on-board timer module registers
 *
 * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.
 * Written by David Howells (dhowells@redhat.com)
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public Licence
 * as published by the Free Software Foundation; either version
 * 2 of the Licence, or (at your option) any later version.
 */

#ifndef _ASM_TIMER_REGS_H
#define _ASM_TIMER_REGS_H

#include <asm/cpu-regs.h>
#include <asm/intctl-regs.h>

#ifdef __KERNEL__

/* timer prescalar control */
#define	TMPSCNT			__SYSREG(0xd4003071, u8) /* timer prescaler control */
#define	TMPSCNT_ENABLE		0x80	/* timer prescaler enable */
#define	TMPSCNT_DISABLE		0x00	/* timer prescaler disable */

/* 8 bit timers */
#define	TM0MD			__SYSREG(0xd4003000, u8) /* timer 0 mode register */
#define	TM0MD_SRC		0x07	/* timer source */
#define	TM0MD_SRC_IOCLK		0x00	/* - IOCLK */
#define	TM0MD_SRC_IOCLK_8	0x01	/* - 1/8 IOCLK */
#define	TM0MD_SRC_IOCLK_32	0x02	/* - 1/32 IOCLK */
#define	TM0MD_SRC_TM2IO		0x03	/* - TM2IO pin input */
#define	TM0MD_SRC_TM1UFLOW	0x05	/* - timer 1 underflow */
#define	TM0MD_SRC_TM2UFLOW	0x06	/* - timer 2 underflow */
#define	TM0MD_SRC_TM0IO		0x07	/* - TM0IO pin input */
#define	TM0MD_INIT_COUNTER	0x40	/* initialize TMnBC = TMnBR */
#define	TM0MD_COUNT_ENABLE	0x80	/* timer count enable */

#define	TM1MD			__SYSREG(0xd4003001, u8) /* timer 1 mode register */
#define	TM1MD_SRC		0x07	/* timer source */
#define	TM1MD_SRC_IOCLK		0x00	/* - IOCLK */
#define	TM1MD_SRC_IOCLK_8	0x01	/* - 1/8 IOCLK */
#define	TM1MD_SRC_IOCLK_32	0x02	/* - 1/32 IOCLK */
#define	TM1MD_SRC_TM0CASCADE	0x03	/* - cascade with timer 0 */
#define	TM1MD_SRC_TM0UFLOW	0x04	/* - timer 0 underflow */
#define	TM1MD_SRC_TM2UFLOW	0x06	/* - timer 2 underflow */
#define	TM1MD_SRC_TM1IO		0x07	/* - TM1IO pin input */
#define	TM1MD_INIT_COUNTER	0x40	/* initialize TMnBC = TMnBR */
#define	TM1MD_COUNT_ENABLE	0x80	/* timer count enable */

#define	TM2MD			__SYSREG(0xd4003002, u8) /* timer 2 mode register */
#define	TM2MD_SRC		0x07	/* timer source */
#define	TM2MD_SRC_IOCLK		0x00	/* - IOCLK */
#define	TM2MD_SRC_IOCLK_8	0x01	/* - 1/8 IOCLK */
#define	TM2MD_SRC_IOCLK_32	0x02	/* - 1/32 IOCLK */
#define	TM2MD_SRC_TM1CASCADE	0x03	/* - cascade with timer 1 */
#define	TM2MD_SRC_TM0UFLOW	0x04	/* - timer 0 underflow */
#define	TM2MD_SRC_TM1UFLOW	0x05	/* - timer 1 underflow */
#define	TM2MD_SRC_TM2IO		0x07	/* - TM2IO pin input */
#define	TM2MD_INIT_COUNTER	0x40	/* initialize TMnBC = TMnBR */
#define	TM2MD_COUNT_ENABLE	0x80	/* timer count enable */

#define	TM3MD			__SYSREG(0xd4003003, u8) /* timer 3 mode register */
#define	TM3MD_SRC		0x07	/* timer source */
#define	TM3MD_SRC_IOCLK		0x00	/* - IOCLK */
#define	TM3MD_SRC_IOCLK_8	0x01	/* - 1/8 IOCLK */
#define	TM3MD_SRC_IOCLK_32	0x02	/* - 1/32 IOCLK */
#define	TM3MD_SRC_TM1CASCADE	0x03	/* - cascade with timer 2 */
#define	TM3MD_SRC_TM0UFLOW	0x04	/* - timer 0 underflow */
#define	TM3MD_SRC_TM1UFLOW	0x05	/* - timer 1 underflow */
#define	TM3MD_SRC_TM2UFLOW	0x06	/* - timer 2 underflow */
#define	TM3MD_SRC_TM3IO		0x07	/* - TM3IO pin input */
#define	TM3MD_INIT_COUNTER	0x40	/* initialize TMnBC = TMnBR */
#define	TM3MD_COUNT_ENABLE	0x80	/* timer count enable */

#define	TM01MD			__SYSREG(0xd4003000, u16)  /* timer 0:1 mode register */

#define	TM0BR			__SYSREG(0xd4003010, u8)   /* timer 0 base register */
#define	TM1BR			__SYSREG(0xd4003011, u8)   /* timer 1 base register */
#define	TM2BR			__SYSREG(0xd4003012, u8)   /* timer 2 base register */
#define	TM3BR			__SYSREG(0xd4003013, u8)   /* timer 3 base register */
#define	TM01BR			__SYSREG(0xd4003010, u16)  /* timer 0:1 base register */

#define	TM0BC			__SYSREGC(0xd4003020, u8)  /* timer 0 binary counter */
#define	TM1BC			__SYSREGC(0xd4003021, u8)  /* timer 1 binary counter */
#define	TM2BC			__SYSREGC(0xd4003022, u8)  /* timer 2 binary counter */
#define	TM3BC			__SYSREGC(0xd4003023, u8)  /* timer 3 binary counter */
#define	TM01BC			__SYSREGC(0xd4003020, u16) /* timer 0:1 binary counter */

#define TM0IRQ			2	/* timer 0 IRQ */
#define TM1IRQ			3	/* timer 1 IRQ */
#define TM2IRQ			4	/* timer 2 IRQ */
#define TM3IRQ			5	/* timer 3 IRQ */

#define	TM0ICR			GxICR(TM0IRQ)	/* timer 0 uflow intr ctrl reg */
#define	TM1ICR			GxICR(TM1IRQ)	/* timer 1 uflow intr ctrl reg */
#define	TM2ICR			GxICR(TM2IRQ)	/* timer 2 uflow intr ctrl reg */
#define	TM3ICR			GxICR(TM3IRQ)	/* timer 3 uflow intr ctrl reg */

/* 16-bit timers 4,5 & 7-11 */
#define	TM4MD			__SYSREG(0xd4003080, u8)   /* timer 4 mode register */
#define	TM4MD_SRC		0x07	/* timer source */
#define	TM4MD_SRC_IOCLK		0x00	/* - IOCLK */
#define	TM4MD_SRC_IOCLK_8	0x01	/* - 1/8 IOCLK */
#define	TM4MD_SRC_IOCLK_32	0x02	/* - 1/32 IOCLK */
#define	TM4MD_SRC_TM0UFLOW	0x04	/* - timer 0 underflow */
#define	TM4MD_SRC_TM1UFLOW	0x05	/* - timer 1 underflow */
#define	TM4MD_SRC_TM2UFLOW	0x06	/* - timer 2 underflow */
#define	TM4MD_SRC_TM4IO		0x07	/* - TM4IO pin input */
#define	TM4MD_INIT_COUNTER	0x40	/* initialize TMnBC = TMnBR */
#define	TM4MD_COUNT_ENABLE	0x80	/* timer count enable */

#define	TM5MD			__SYSREG(0xd4003082, u8)   /* timer 5 mode register */
#define	TM5MD_SRC		0x07	/* timer source */
#define	TM5MD_SRC_IOCLK		0x00	/* - IOCLK */
#define	TM5MD_SRC_IOCLK_8	0x01	/* - 1/8 IOCLK */
#define	TM5MD_SRC_IOCLK_32	0x02	/* - 1/32 IOCLK */
#define	TM5MD_SRC_TM4CASCADE	0x03	/* - cascade with timer 4 */
#define	TM5MD_SRC_TM0UFLOW	0x04	/* - timer 0 underflow */
#define	TM5MD_SRC_TM1UFLOW	0x05	/* - timer 1 underflow */
#define	TM5MD_SRC_TM2UFLOW	0x06	/* - timer 2 underflow */
#define	TM5MD_SRC_TM5IO		0x07	/* - TM5IO pin input */
#define	TM5MD_INIT_COUNTER	0x40	/* initialize TMnBC = TMnBR */
#define	TM5MD_COUNT_ENABLE	0x80	/* timer count enable */

#define	TM7MD			__SYSREG(0xd4003086, u8)   /* timer 7 mode register */
#define	TM7MD_SRC		0x07	/* timer source */
#define	TM7MD_SRC_IOCLK		0x00	/* - IOCLK */
#define	TM7MD_SRC_IOCLK_8	0x01	/* - 1/8 IOCLK */
#define	TM7MD_SRC_IOCLK_32	0x02	/* - 1/32 IOCLK */
#define	TM7MD_SRC_TM0UFLOW	0x04	/* - timer 0 underflow */
#define	TM7MD_SRC_TM1UFLOW	0x05	/* - timer 1 underflow */
#define	TM7MD_SRC_TM2UFLOW	0x06	/* - timer 2 underflow */
#define	TM7MD_SRC_TM7IO		0x07	/* - TM7IO pin input */
#define	TM7MD_INIT_COUNTER	0x40	/* initialize TMnBC = TMnBR */
#define	TM7MD_COUNT_ENABLE	0x80	/* timer count enable */

#define	TM8MD			__SYSREG(0xd4003088, u8)   /* timer 8 mode register */
#define	TM8MD_SRC		0x07	/* timer source */
#define	TM8MD_SRC_IOCLK		0x00	/* - IOCLK */
#define	TM8MD_SRC_IOCLK_8	0x01	/* - 1/8 IOCLK */
#define	TM8MD_SRC_IOCLK_32	0x02	/* - 1/32 IOCLK */
#define	TM8MD_SRC_TM7CASCADE	0x03	/* - cascade with timer 7 */
#define	TM8MD_SRC_TM0UFLOW	0x04	/* - timer 0 underflow */
#define	TM8MD_SRC_TM1UFLOW	0x05	/* - timer 1 underflow */
#define	TM8MD_SRC_TM2UFLOW	0x06	/* - timer 2 underflow */
#define	TM8MD_SRC_TM8IO		0x07	/* - TM8IO pin input */
#define	TM8MD_INIT_COUNTER	0x40	/* initialize TMnBC = TMnBR */
#define	TM8MD_COUNT_ENABLE	0x80	/* timer count enable */

#define	TM9MD			__SYSREG(0xd400308a, u8)   /* timer 9 mode register */
#define	TM9MD_SRC		0x07	/* timer source */
#define	TM9MD_SRC_IOCLK		0x00	/* - IOCLK */
#define	TM9MD_SRC_IOCLK_8	0x01	/* - 1/8 IOCLK */
#define	TM9MD_SRC_IOCLK_32	0x02	/* - 1/32 IOCLK */
#define	TM9MD_SRC_TM8CASCADE	0x03	/* - cascade with timer 8 */
#define	TM9MD_SRC_TM0UFLOW	0x04	/* - timer 0 underflow */
#define	TM9MD_SRC_TM1UFLOW	0x05	/* - timer 1 underflow */
#define	TM9MD_SRC_TM2UFLOW	0x06	/* - timer 2 underflow */
#define	TM9MD_SRC_TM9IO		0x07	/* - TM9IO pin input */
#define	TM9MD_INIT_COUNTER	0x40	/* initialize TMnBC = TMnBR */
#define	TM9MD_COUNT_ENABLE	0x80	/* timer count enable */

#define	TM10MD			__SYSREG(0xd400308c, u8)   /* timer 10 mode register */
#define	TM10MD_SRC		0x07	/* timer source */
#define	TM10MD_SRC_IOCLK	0x00	/* - IOCLK */
#define	TM10MD_SRC_IOCLK_8	0x01	/* - 1/8 IOCLK */
#define	TM10MD_SRC_IOCLK_32	0x02	/* - 1/32 IOCLK */
#define	TM10MD_SRC_TM9CASCADE	0x03	/* - cascade with timer 9 */
#define	TM10MD_SRC_TM0UFLOW	0x04	/* - timer 0 underflow */
#define	TM10MD_SRC_TM1UFLOW	0x05	/* - timer 1 underflow */
#define	TM10MD_SRC_TM2UFLOW	0x06	/* - timer 2 underflow */
#define	TM10MD_SRC_TM10IO	0x07	/* - TM10IO pin input */
#define	TM10MD_INIT_COUNTER	0x40	/* initialize TMnBC = TMnBR */
#define	TM10MD_COUNT_ENABLE	0x80	/* timer count enable */

#define	TM11MD			__SYSREG(0xd400308e, u8)   /* timer 11 mode register */
#define	TM11MD_SRC		0x07	/* timer source */
#define	TM11MD_SRC_IOCLK	0x00	/* - IOCLK */
#define	TM11MD_SRC_IOCLK_8	0x01	/* - 1/8 IOCLK */
#define	TM11MD_SRC_IOCLK_32	0x02	/* - 1/32 IOCLK */
#define	TM11MD_SRC_TM7CASCADE	0x03	/* - cascade with timer 7 */
#define	TM11MD_SRC_TM0UFLOW	0x04	/* - timer 0 underflow */
#define	TM11MD_SRC_TM1UFLOW	0x05	/* - timer 1 underflow */
#define	TM11MD_SRC_TM2UFLOW	0x06	/* - timer 2 underflow */
#define	TM11MD_SRC_TM11IO	0x07	/* - TM11IO pin input */
#define	TM11MD_INIT_COUNTER	0x40	/* initialize TMnBC = TMnBR */
#define	TM11MD_COUNT_ENABLE	0x80	/* timer count enable */

#define	TM4BR			__SYSREG(0xd4003090, u16)  /* timer 4 base register */
#define	TM5BR			__SYSREG(0xd4003092, u16)  /* timer 5 base register */
#define	TM7BR			__SYSREG(0xd4003096, u16)  /* timer 7 base register */
#define	TM8BR			__SYSREG(0xd4003098, u16)  /* timer 8 base register */
#define	TM9BR			__SYSREG(0xd400309a, u16)  /* timer 9 base register */
#define	TM10BR			__SYSREG(0xd400309c, u16)  /* timer 10 base register */
#define	TM11BR			__SYSREG(0xd400309e, u16)  /* timer 11 base register */
#define	TM45BR			__SYSREG(0xd4003090, u32)  /* timer 4:5 base register */

#define	TM4BC			__SYSREG(0xd40030a0, u16)  /* timer 4 binary counter */
#define	TM5BC			__SYSREG(0xd40030a2, u16)  /* timer 5 binary counter */
#define	TM45BC			__SYSREG(0xd40030a0, u32)  /* timer 4:5 binary counter */

#define	TM7BC			__SYSREG(0xd40030a6, u16)  /* timer 7 binary counter */
#define	TM8BC			__SYSREG(0xd40030a8, u16)  /* timer 8 binary counter */
#define	TM9BC			__SYSREG(0xd40030aa, u16)  /* timer 9 binary counter */
#define	TM10BC			__SYSREG(0xd40030ac, u16)  /* timer 10 binary counter */
#define	TM11BC			__SYSREG(0xd40030ae, u16)  /* timer 11 binary counter */

#define TM4IRQ			6	/* timer 4 IRQ */
#define TM5IRQ			7	/* timer 5 IRQ */
#define TM7IRQ			11	/* timer 7 IRQ */
#define TM8IRQ			12	/* timer 8 IRQ */
#define TM9IRQ			13	/* timer 9 IRQ */
#define TM10IRQ			14	/* timer 10 IRQ */
#define TM11IRQ			15	/* timer 11 IRQ */

#define	TM4ICR			GxICR(TM4IRQ)	/* timer 4 uflow intr ctrl reg */
#define	TM5ICR			GxICR(TM5IRQ)	/* timer 5 uflow intr ctrl reg */
#define	TM7ICR			GxICR(TM7IRQ)	/* timer 7 uflow intr ctrl reg */
#define	TM8ICR			GxICR(TM8IRQ)	/* timer 8 uflow intr ctrl reg */
#define	TM9ICR			GxICR(TM9IRQ)	/* timer 9 uflow intr ctrl reg */
#define	TM10ICR			GxICR(TM10IRQ)	/* timer 10 uflow intr ctrl reg */
#define	TM11ICR			GxICR(TM11IRQ)	/* timer 11 uflow intr ctrl reg */

/* 16-bit timer 6 */
#define	TM6MD			__SYSREG(0xd4003084, u16)  /* timer6 mode register */
#define	TM6MD_SRC		0x0007	/* timer source */
#define	TM6MD_SRC_IOCLK		0x0000	/* - IOCLK */
#define	TM6MD_SRC_IOCLK_8	0x0001	/* - 1/8 IOCLK */
#define	TM6MD_SRC_IOCLK_32	0x0002	/* - 1/32 IOCLK */
#define	TM6MD_SRC_TM0UFLOW	0x0004	/* - timer 0 underflow */
#define	TM6MD_SRC_TM1UFLOW	0x0005	/* - timer 1 underflow */
#define	TM6MD_SRC_TM6IOB_BOTH	0x0006	/* - TM6IOB pin input (both edges) */
#define	TM6MD_SRC_TM6IOB_SINGLE	0x0007	/* - TM6IOB pin input (single edge) */
#define	TM6MD_CLR_ENABLE	0x0010	/* clear count enable */
#define	TM6MD_ONESHOT_ENABLE	0x0040	/* oneshot count */
#define	TM6MD_TRIG_ENABLE	0x0080	/* TM6IOB pin trigger enable */
#define TM6MD_PWM		0x3800	/* PWM output mode */
#define TM6MD_PWM_DIS		0x0000	/* - disabled */
#define	TM6MD_PWM_10BIT		0x1000	/* - 10 bits mode */
#define	TM6MD_PWM_11BIT		0x1800	/* - 11 bits mode */
#define	TM6MD_PWM_12BIT		0x3000	/* - 12 bits mode */
#define	TM6MD_PWM_14BIT		0x3800	/* - 14 bits mode */
#define	TM6MD_INIT_COUNTER	0x4000	/* initialize TMnBC to zero */
#define	TM6MD_COUNT_ENABLE	0x8000	/* timer count enable */

#define	TM6MDA			__SYSREG(0xd40030b4, u8)   /* timer6 cmp/cap A mode reg */
#define TM6MDA_OUT		0x07	/* output select */
#define	TM6MDA_OUT_SETA_RESETB	0x00	/* - set at match A, reset at match B */
#define	TM6MDA_OUT_SETA_RESETOV	0x01	/* - set at match A, reset at overflow */
#define	TM6MDA_OUT_SETA		0x02	/* - set at match A */
#define	TM6MDA_OUT_RESETA	0x03	/* - reset at match A */
#define	TM6MDA_OUT_TOGGLE	0x04	/* - toggle on match A */
#define TM6MDA_MODE		0xc0	/* compare A register mode */
#define	TM6MDA_MODE_CMP_SINGLE	0x00	/* - compare, single buffer mode */
#define	TM6MDA_MODE_CMP_DOUBLE	0x40	/* - compare, double buffer mode */
#define	TM6MDA_MODE_CAP_S_EDGE	0x80	/* - capture, single edge mode */
#define	TM6MDA_MODE_CAP_D_EDGE	0xc0	/* - capture, double edge mode */
#define TM6MDA_EDGE		0x20	/* compare A edge select */
#define	TM6MDA_EDGE_FALLING	0x00	/* capture on falling edge */
#define	TM6MDA_EDGE_RISING	0x20	/* capture on rising edge */
#define	TM6MDA_CAPTURE_ENABLE	0x10	/* capture enable */

#define	TM6MDB			__SYSREG(0xd40030b5, u8)   /* timer6 cmp/cap B mode reg */
#define TM6MDB_OUT		0x07	/* output select */
#define	TM6MDB_OUT_SETB_RESETA	0x00	/* - set at match B, reset at match A */
#define	TM6MDB_OUT_SETB_RESETOV	0x01	/* - set at match B */
#define	TM6MDB_OUT_RESETB	0x03	/* - reset at match B */
#define	TM6MDB_OUT_TOGGLE	0x04	/* - toggle on match B */
#define TM6MDB_MODE		0xc0	/* compare B register mode */
#define	TM6MDB_MODE_CMP_SINGLE	0x00	/* - compare, single buffer mode */
#define	TM6MDB_MODE_CMP_DOUBLE	0x40	/* - compare, double buffer mode */
#define	TM6MDB_MODE_CAP_S_EDGE	0x80	/* - capture, single edge mode */
#define	TM6MDB_MODE_CAP_D_EDGE	0xc0	/* - capture, double edge mode */
#define TM6MDB_EDGE		0x20	/* compare B edge select */
#define	TM6MDB_EDGE_FALLING	0x00	/* capture on falling edge */
#define	TM6MDB_EDGE_RISING	0x20	/* capture on rising edge */
#define	TM6MDB_CAPTURE_ENABLE	0x10	/* capture enable */

#define	TM6CA			__SYSREG(0xd40030c4, u16)   /* timer6 cmp/capture reg A */
#define	TM6CB			__SYSREG(0xd40030d4, u16)   /* timer6 cmp/capture reg B */
#define	TM6BC			__SYSREG(0xd40030a4, u16)   /* timer6 binary counter */

#define TM6IRQ			6	/* timer 6 IRQ */
#define TM6AIRQ			9	/* timer 6A IRQ */
#define TM6BIRQ			10	/* timer 6B IRQ */

#define	TM6ICR			GxICR(TM6IRQ)	/* timer 6 uflow intr ctrl reg */
#define	TM6AICR			GxICR(TM6AIRQ)	/* timer 6A intr control reg */
#define	TM6BICR			GxICR(TM6BIRQ)	/* timer 6B intr control reg */

#endif /* __KERNEL__ */

#endif /* _ASM_TIMER_REGS_H */