1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519
5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570
5571
5572
5573
5574
5575
5576
5577
5578
5579
5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5627
5628
5629
5630
5631
5632
5633
5634
5635
5636
5637
5638
5639
5640
5641
5642
5643
5644
5645
5646
5647
5648
5649
5650
5651
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667
5668
5669
5670
5671
5672
5673
5674
5675
5676
5677
5678
5679
5680
5681
5682
5683
5684
5685
5686
5687
5688
5689
5690
5691
5692
5693
5694
5695
5696
5697
5698
5699
5700
5701
5702
5703
5704
5705
5706
5707
5708
5709
5710
5711
5712
5713
5714
5715
5716
5717
5718
5719
5720
5721
5722
5723
5724
5725
5726
5727
5728
5729
5730
5731
5732
5733
5734
5735
5736
5737
5738
5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794
5795
5796
5797
5798
5799
5800
5801
5802
5803
5804
5805
5806
5807
5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820
5821
5822
5823
5824
5825
5826
5827
5828
5829
5830
5831
5832
5833
5834
5835
5836
5837
5838
5839
5840
5841
5842
5843
5844
5845
5846
5847
5848
5849
5850
5851
5852
5853
5854
5855
5856
5857
5858
5859
5860
5861
5862
5863
5864
5865
5866
5867
5868
5869
5870
5871
5872
5873
5874
5875
5876
5877
5878
5879
5880
5881
5882
5883
5884
5885
5886
5887
5888
5889
5890
5891
5892
5893
5894
5895
5896
5897
5898
5899
5900
5901
5902
5903
5904
5905
5906
5907
5908
5909
5910
5911
5912
5913
5914
5915
5916
5917
5918
5919
5920
5921
5922
5923
5924
5925
5926
5927
5928
5929
5930
5931
5932
5933
5934
5935
5936
5937
5938
5939
5940
5941
5942
5943
5944
5945
5946
5947
5948
5949
5950
5951
5952
5953
5954
5955
5956
5957
5958
5959
5960
5961
5962
5963
5964
5965
5966
5967
5968
5969
5970
5971
5972
5973
5974
5975
5976
5977
5978
5979
5980
5981
5982
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
5993
5994
5995
5996
5997
5998
5999
6000
6001
6002
6003
6004
6005
6006
6007
6008
6009
6010
6011
6012
6013
6014
6015
6016
6017
6018
6019
6020
6021
6022
6023
6024
6025
6026
6027
6028
6029
6030
6031
6032
6033
6034
6035
6036
6037
6038
6039
6040
6041
6042
6043
6044
6045
6046
6047
6048
6049
6050
6051
6052
6053
6054
6055
6056
6057
6058
6059
6060
6061
6062
6063
6064
6065
6066
6067
6068
6069
6070
6071
6072
6073
6074
6075
6076
6077
6078
6079
6080
6081
6082
6083
6084
6085
6086
6087
6088
6089
6090
6091
6092
6093
6094
6095
6096
6097
6098
6099
6100
6101
6102
6103
6104
6105
6106
6107
6108
6109
6110
6111
6112
6113
6114
6115
6116
6117
6118
6119
6120
6121
6122
6123
6124
6125
6126
6127
6128
6129
6130
6131
6132
6133
6134
6135
6136
6137
6138
6139
6140
6141
6142
6143
6144
6145
6146
6147
6148
6149
6150
6151
6152
6153
6154
6155
6156
6157
6158
6159
6160
6161
6162
6163
6164
6165
6166
6167
6168
6169
6170
6171
6172
6173
6174
6175
6176
6177
6178
6179
6180
6181
6182
6183
6184
6185
6186
6187
6188
6189
6190
6191
6192
6193
6194
6195
6196
6197
6198
6199
6200
6201
6202
6203
6204
6205
6206
6207
6208
6209
6210
6211
6212
6213
6214
6215
6216
6217
6218
6219
6220
6221
6222
6223
6224
6225
6226
6227
6228
6229
6230
6231
6232
6233
6234
6235
6236
6237
6238
6239
6240
6241
6242
6243
6244
6245
6246
6247
6248
6249
6250
6251
6252
6253
6254
6255
6256
6257
6258
6259
6260
6261
6262
6263
6264
6265
6266
6267
6268
6269
6270
6271
6272
6273
6274
6275
6276
6277
6278
6279
6280
6281
6282
6283
6284
6285
6286
6287
6288
6289
6290
6291
6292
6293
6294
6295
6296
6297
6298
6299
6300
6301
6302
6303
6304
6305
6306
6307
6308
6309
6310
6311
6312
6313
6314
6315
6316
6317
6318
6319
6320
6321
6322
6323
6324
6325
6326
6327
6328
6329
6330
6331
6332
6333
6334
6335
6336
6337
6338
6339
6340
6341
6342
6343
6344
6345
6346
6347
6348
6349
6350
6351
6352
6353
6354
6355
6356
6357
6358
6359
6360
6361
6362
6363
6364
6365
6366
6367
6368
6369
6370
6371
6372
6373
6374
6375
6376
6377
6378
6379
6380
6381
6382
6383
6384
6385
6386
6387
6388
6389
6390
6391
6392
6393
6394
6395
6396
6397
6398
6399
6400
6401
6402
6403
6404
6405
6406
6407
6408
6409
6410
6411
6412
6413
6414
6415
6416
6417
6418
6419
6420
6421
6422
6423
6424
6425
6426
6427
6428
6429
6430
6431
6432
6433
6434
6435
6436
6437
6438
6439
6440
6441
6442
6443
6444
6445
6446
6447
6448
6449
6450
6451
6452
6453
6454
6455
6456
6457
6458
6459
6460
6461
6462
6463
6464
6465
6466
6467
6468
6469
6470
6471
6472
6473
6474
6475
6476
6477
6478
6479
6480
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507
6508
6509
6510
6511
6512
6513
6514
6515
6516
6517
6518
6519
6520
6521
6522
6523
6524
6525
6526
6527
6528
6529
6530
6531
6532
6533
6534
6535
6536
6537
6538
6539
6540
6541
6542
6543
6544
6545
6546
6547
6548
6549
6550
6551
6552
6553
6554
6555
6556
6557
6558
6559
6560
6561
6562
6563
6564
6565
6566
6567
6568
6569
6570
6571
6572
6573
6574
6575
6576
6577
6578
6579
6580
6581
6582
6583
6584
6585
6586
6587
6588
6589
6590
6591
6592
6593
6594
6595
6596
6597
6598
6599
6600
6601
6602
6603
6604
6605
6606
6607
6608
6609
6610
6611
6612
6613
6614
6615
6616
6617
6618
6619
6620
6621
6622
6623
6624
6625
6626
6627
6628
6629
6630
6631
6632
6633
6634
6635
6636
6637
6638
6639
6640
6641
6642
6643
6644
6645
6646
6647
6648
6649
6650
6651
6652
6653
6654
6655
6656
6657
6658
6659
6660
6661
6662
6663
6664
6665
6666
6667
6668
6669
6670
6671
6672
6673
6674
6675
6676
6677
6678
6679
6680
6681
6682
6683
6684
6685
6686
6687
6688
6689
6690
6691
6692
6693
6694
6695
6696
6697
6698
6699
6700
6701
6702
6703
6704
6705
6706
6707
6708
6709
6710
6711
6712
6713
6714
6715
6716
6717
6718
6719
6720
6721
6722
6723
6724
6725
6726
6727
6728
6729
6730
6731
6732
6733
6734
6735
6736
6737
6738
6739
6740
6741
6742
6743
6744
6745
6746
6747
6748
6749
6750
6751
6752
6753
6754
6755
6756
6757
6758
6759
6760
6761
6762
6763
6764
6765
6766
6767
6768
6769
6770
6771
6772
6773
6774
6775
6776
6777
6778
6779
6780
6781
6782
6783
6784
6785
6786
6787
6788
6789
6790
6791
6792
6793
6794
6795
6796
6797
6798
6799
6800
6801
6802
6803
6804
6805
6806
6807
6808
6809
6810
6811
6812
6813
6814
6815
6816
6817
6818
6819
6820
6821
6822
6823
6824
6825
6826
6827
6828
6829
6830
6831
6832
6833
6834
6835
6836
6837
6838
6839
6840
6841
6842
6843
6844
6845
6846
6847
6848
6849
6850
6851
6852
6853
6854
6855
6856
6857
6858
6859
6860
6861
6862
6863
6864
6865
6866
6867
6868
6869
6870
6871
6872
6873
6874
6875
6876
6877
6878
6879
6880
6881
6882
6883
6884
6885
6886
6887
6888
6889
6890
6891
6892
6893
6894
6895
6896
6897
6898
6899
6900
6901
6902
6903
6904
6905
6906
6907
6908
6909
6910
6911
6912
6913
6914
6915
6916
6917
6918
6919
6920
6921
6922
6923
6924
6925
6926
6927
6928
6929
6930
6931
6932
6933
6934
6935
6936
6937
6938
6939
6940
6941
6942
6943
6944
6945
6946
6947
6948
6949
6950
6951
6952
6953
6954
6955
6956
6957
6958
6959
6960
6961
6962
6963
6964
6965
6966
6967
6968
6969
6970
6971
6972
6973
6974
6975
6976
6977
6978
6979
6980
6981
6982
6983
6984
6985
6986
6987
6988
6989
6990
6991
6992
6993
6994
6995
6996
6997
6998
6999
7000
7001
7002
7003
7004
7005
7006
7007
7008
7009
7010
7011
7012
7013
7014
7015
7016
7017
7018
7019
7020
7021
7022
7023
7024
7025
7026
7027
7028
7029
7030
7031
7032
7033
7034
7035
7036
7037
7038
7039
7040
7041
7042
7043
7044
7045
7046
7047
7048
7049
7050
7051
7052
7053
7054
7055
7056
7057
7058
7059
7060
7061
7062
7063
7064
7065
7066
7067
7068
7069
7070
7071
7072
7073
7074
7075
7076
7077
7078
7079
7080
7081
7082
7083
7084
7085
7086
7087
7088
7089
7090
7091
7092
7093
7094
7095
7096
7097
7098
7099
7100
7101
7102
7103
7104
7105
7106
7107
7108
7109
7110
7111
7112
7113
7114
7115
7116
7117
7118
7119
7120
7121
7122
7123
7124
7125
7126
7127
7128
7129
7130
7131
7132
7133
7134
7135
7136
7137
7138
7139
7140
7141
7142
7143
7144
7145
7146
7147
7148
7149
7150
7151
7152
7153
7154
7155
7156
7157
7158
7159
7160
7161
7162
7163
7164
7165
7166
7167
7168
7169
7170
7171
7172
7173
7174
7175
7176
7177
7178
7179
7180
7181
7182
7183
7184
7185
7186
7187
7188
7189
7190
7191
7192
7193
7194
7195
7196
7197
7198
7199
7200
7201
7202
7203
7204
7205
7206
7207
7208
7209
7210
7211
7212
7213
7214
7215
7216
7217
7218
7219
7220
7221
7222
7223
7224
7225
7226
7227
7228
7229
7230
7231
7232
7233
7234
7235
7236
7237
7238
7239
7240
7241
7242
7243
7244
7245
7246
7247
7248
7249
7250
7251
7252
7253
7254
7255
7256
7257
7258
7259
7260
7261
7262
7263
7264
7265
7266
7267
7268
7269
7270
7271
7272
7273
7274
7275
7276
7277
7278
7279
7280
7281
7282
7283
7284
7285
7286
7287
7288
7289
7290
7291
7292
7293
7294
7295
7296
7297
7298
7299
7300
7301
7302
7303
7304
7305
7306
7307
7308
7309
7310
7311
7312
7313
7314
7315
7316
7317
7318
7319
7320
7321
7322
7323
7324
7325
7326
7327
7328
7329
7330
7331
7332
7333
7334
7335
7336
7337
7338
7339
7340
7341
7342
7343
7344
7345
7346
7347
7348
7349
7350
7351
7352
7353
7354
7355
7356
7357
7358
7359
7360
7361
7362
7363
7364
7365
7366
7367
7368
7369
7370
7371
7372
7373
7374
7375
7376
7377
7378
7379
7380
7381
7382
7383
7384
7385
7386
7387
7388
7389
7390
7391
7392
7393
7394
7395
7396
7397
7398
7399
7400
7401
7402
7403
7404
7405
7406
7407
7408
7409
7410
7411
7412
7413
7414
7415
7416
7417
7418
7419
7420
7421
7422
7423
7424
7425
7426
7427
7428
7429
7430
7431
7432
7433
7434
7435
7436
7437
7438
7439
7440
7441
7442
7443
7444
7445
7446
7447
7448
7449
7450
7451
7452
7453
7454
7455
7456
7457
7458
7459
7460
7461
7462
7463
7464
7465
7466
7467
7468
7469
7470
7471
7472
7473
7474
7475
7476
7477
7478
7479
7480
7481
7482
7483
7484
7485
7486
7487
7488
7489
7490
7491
7492
7493
7494
7495
7496
7497
7498
7499
7500
7501
7502
7503
7504
7505
7506
7507
7508
7509
7510
7511
7512
7513
7514
7515
7516
7517
7518
7519
7520
7521
7522
7523
7524
7525
7526
7527
7528
7529
7530
7531
7532
7533
7534
7535
7536
7537
7538
7539
7540
7541
7542
7543
7544
7545
7546
7547
7548
7549
7550
7551
7552
7553
7554
7555
7556
7557
7558
7559
7560
7561
7562
7563
7564
7565
7566
7567
7568
7569
7570
7571
7572
7573
7574
7575
7576
7577
7578
7579
7580
7581
7582
7583
7584
7585
7586
7587
7588
7589
7590
7591
7592
7593
7594
7595
7596
7597
7598
7599
7600
7601
7602
7603
7604
7605
7606
7607
7608
7609
7610
7611
7612
7613
7614
7615
7616
7617
7618
7619
7620
7621
7622
7623
7624
7625
7626
7627
7628
7629
7630
7631
7632
7633
7634
7635
7636
7637
7638
7639
7640
7641
7642
7643
7644
7645
7646
7647
7648
7649
7650
7651
7652
7653
7654
7655
7656
7657
7658
7659
7660
7661
7662
7663
7664
7665
7666
7667
7668
7669
7670
7671
7672
7673
7674
7675
7676
7677
7678
7679
7680
7681
7682
7683
7684
7685
7686
7687
7688
7689
7690
7691
7692
7693
7694
7695
7696
7697
7698
7699
7700
7701
7702
7703
7704
7705
7706
7707
7708
7709
7710
7711
7712
7713
7714
7715
7716
7717
7718
7719
7720
7721
7722
7723
7724
7725
7726
7727
7728
7729
7730
7731
7732
7733
7734
7735
7736
7737
7738
7739
7740
7741
7742
7743
7744
7745
7746
7747
7748
7749
7750
7751
7752
7753
7754
7755
7756
7757
7758
7759
7760
7761
7762
7763
7764
7765
7766
7767
7768
7769
7770
7771
7772
7773
7774
7775
7776
7777
7778
7779
7780
7781
7782
7783
7784
7785
7786
7787
7788
7789
7790
7791
7792
7793
7794
7795
7796
7797
7798
7799
7800
7801
7802
7803
7804
7805
7806
7807
7808
7809
7810
7811
7812
7813
7814
7815
7816
7817
7818
7819
7820
7821
7822
7823
7824
7825
7826
7827
7828
7829
7830
7831
7832
7833
7834
7835
7836
7837
7838
7839
7840
7841
7842
7843
7844
7845
7846
7847
7848
7849
7850
7851
7852
7853
7854
7855
7856
7857
7858
7859
7860
7861
7862
7863
7864
7865
7866
7867
7868
7869
7870
7871
7872
7873
7874
7875
7876
7877
7878
7879
7880
7881
7882
7883
7884
7885
7886
7887
7888
7889
7890
7891
7892
7893
7894
7895
7896
7897
7898
7899
7900
7901
7902
7903
7904
7905
7906
7907
7908
7909
7910
7911
7912
7913
7914
7915
7916
7917
7918
7919
7920
7921
7922
7923
7924
7925
7926
7927
7928
7929
7930
7931
7932
7933
7934
7935
7936
7937
7938
7939
7940
7941
7942
7943
7944
7945
7946
7947
7948
7949
7950
7951
7952
7953
7954
7955
7956
7957
7958
7959
7960
7961
7962
7963
7964
7965
7966
7967
7968
7969
7970
7971
7972
7973
7974
7975
7976
7977
7978
7979
7980
7981
7982
7983
7984
7985
7986
7987
7988
7989
7990
7991
7992
7993
7994
7995
7996
7997
7998
7999
8000
8001
8002
8003
8004
8005
8006
8007
8008
8009
8010
8011
8012
8013
8014
8015
8016
8017
8018
8019
8020
8021
8022
8023
8024
8025
8026
8027
8028
8029
8030
8031
8032
8033
8034
8035
8036
8037
8038
8039
8040
8041
8042
8043
8044
8045
8046
8047
8048
8049
8050
8051
8052
8053
8054
8055
8056
8057
8058
8059
8060
8061
8062
8063
8064
8065
8066
8067
8068
8069
8070
8071
8072
8073
8074
8075
8076
8077
8078
8079
8080
8081
8082
8083
8084
8085
8086
8087
8088
8089
8090
8091
8092
8093
8094
8095
8096
8097
8098
8099
8100
8101
8102
8103
8104
8105
8106
8107
8108
8109
8110
8111
8112
8113
8114
8115
8116
8117
8118
8119
8120
8121
8122
8123
8124
8125
8126
8127
8128
8129
8130
8131
8132
8133
8134
8135
8136
8137
8138
8139
8140
8141
8142
8143
8144
8145
8146
8147
8148
8149
8150
8151
8152
8153
8154
8155
8156
8157
8158
8159
8160
8161
8162
8163
8164
8165
8166
8167
8168
8169
8170
8171
8172
8173
8174
8175
8176
8177
8178
8179
8180
8181
8182
8183
8184
8185
8186
8187
8188
8189
8190
8191
8192
8193
8194
8195
8196
8197
8198
8199
8200
8201
8202
8203
8204
8205
8206
8207
8208
8209
8210
8211
8212
8213
8214
8215
8216
8217
8218
8219
8220
8221
8222
8223
8224
8225
8226
8227
8228
8229
8230
8231
8232
8233
8234
8235
8236
8237
8238
8239
8240
8241
8242
8243
8244
8245
8246
8247
8248
8249
8250
8251
8252
8253
8254
8255
8256
8257
8258
8259
8260
8261
8262
8263
8264
8265
8266
8267
8268
8269
8270
8271
8272
8273
8274
8275
8276
8277
8278
8279
8280
8281
8282
8283
8284
8285
8286
8287
8288
8289
8290
8291
8292
8293
8294
8295
8296
8297
8298
8299
8300
8301
8302
8303
8304
8305
8306
8307
8308
8309
8310
8311
8312
8313
8314
8315
8316
8317
8318
8319
8320
8321
8322
8323
8324
8325
8326
8327
8328
8329
8330
8331
8332
8333
8334
8335
8336
8337
8338
8339
8340
8341
8342
8343
8344
8345
8346
8347
8348
8349
8350
8351
8352
8353
8354
8355
8356
8357
8358
8359
8360
8361
8362
8363
8364
8365
8366
8367
8368
8369
8370
8371
8372
8373
8374
8375
8376
8377
8378
8379
8380
8381
8382
8383
8384
8385
8386
8387
8388
8389
8390
8391
8392
8393
8394
8395
8396
8397
8398
8399
8400
8401
8402
8403
8404
8405
8406
8407
8408
8409
8410
8411
8412
8413
8414
8415
8416
8417
8418
8419
8420
8421
8422
8423
8424
8425
8426
8427
8428
8429
8430
8431
8432
8433
8434
8435
8436
8437
8438
8439
8440
8441
8442
8443
8444
8445
8446
8447
8448
8449
8450
8451
8452
8453
8454
8455
8456
8457
8458
8459
8460
8461
8462
8463
8464
8465
8466
8467
8468
8469
8470
8471
8472
8473
8474
8475
8476
8477
8478
8479
8480
8481
8482
8483
8484
8485
8486
8487
8488
8489
8490
8491
8492
8493
8494
8495
8496
8497
8498
8499
8500
8501
8502
8503
8504
8505
8506
8507
8508
8509
8510
8511
8512
8513
8514
8515
8516
8517
8518
8519
8520
8521
8522
8523
8524
8525
8526
8527
8528
8529
8530
8531
8532
8533
8534
8535
8536
8537
8538
8539
8540
8541
8542
8543
8544
8545
8546
8547
8548
8549
8550
8551
8552
8553
8554
8555
8556
8557
8558
8559
8560
8561
8562
8563
8564
8565
8566
8567
8568
8569
8570
8571
8572
8573
8574
8575
8576
8577
8578
8579
8580
8581
8582
8583
8584
8585
8586
8587
8588
8589
8590
8591
8592
8593
8594
8595
8596
8597
8598
8599
8600
8601
8602
8603
8604
8605
8606
8607
8608
8609
8610
8611
8612
8613
8614
8615
8616
8617
8618
8619
8620
8621
8622
8623
8624
8625
8626
8627
8628
8629
8630
8631
8632
8633
8634
8635
8636
8637
8638
8639
8640
8641
8642
8643
8644
8645
8646
8647
8648
8649
8650
8651
8652
8653
8654
8655
8656
8657
8658
8659
8660
8661
8662
8663
8664
8665
8666
8667
8668
8669
8670
8671
8672
8673
8674
8675
8676
8677
8678
8679
8680
8681
8682
8683
8684
8685
8686
8687
8688
8689
8690
8691
8692
8693
8694
8695
8696
8697
8698
8699
8700
8701
8702
8703
8704
8705
8706
8707
8708
8709
8710
8711
8712
8713
8714
8715
8716
8717
8718
8719
8720
8721
8722
8723
8724
8725
8726
8727
8728
8729
8730
8731
8732
8733
8734
8735
8736
8737
8738
8739
8740
8741
8742
8743
8744
8745
8746
8747
8748
8749
|
/*
* wm8995.h -- WM8995 ALSA SoC Audio driver
*
* Copyright 2010 Wolfson Microelectronics plc
*
* Author: Dimitris Papastamos <dp@opensource.wolfsonmicro.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
#ifndef _WM8995_H
#define _WM8995_H
#include <asm/types.h>
/*
* Register values.
*/
#define WM8995_SOFTWARE_RESET 0x00
#define WM8995_POWER_MANAGEMENT_1 0x01
#define WM8995_POWER_MANAGEMENT_2 0x02
#define WM8995_POWER_MANAGEMENT_3 0x03
#define WM8995_POWER_MANAGEMENT_4 0x04
#define WM8995_POWER_MANAGEMENT_5 0x05
#define WM8995_LEFT_LINE_INPUT_1_VOLUME 0x10
#define WM8995_RIGHT_LINE_INPUT_1_VOLUME 0x11
#define WM8995_LEFT_LINE_INPUT_CONTROL 0x12
#define WM8995_DAC1_LEFT_VOLUME 0x18
#define WM8995_DAC1_RIGHT_VOLUME 0x19
#define WM8995_DAC2_LEFT_VOLUME 0x1A
#define WM8995_DAC2_RIGHT_VOLUME 0x1B
#define WM8995_OUTPUT_VOLUME_ZC_1 0x1C
#define WM8995_MICBIAS_1 0x20
#define WM8995_MICBIAS_2 0x21
#define WM8995_LDO_1 0x28
#define WM8995_LDO_2 0x29
#define WM8995_ACCESSORY_DETECT_MODE1 0x30
#define WM8995_ACCESSORY_DETECT_MODE2 0x31
#define WM8995_HEADPHONE_DETECT1 0x34
#define WM8995_HEADPHONE_DETECT2 0x35
#define WM8995_MIC_DETECT_1 0x38
#define WM8995_MIC_DETECT_2 0x39
#define WM8995_CHARGE_PUMP_1 0x40
#define WM8995_CLASS_W_1 0x45
#define WM8995_DC_SERVO_1 0x50
#define WM8995_DC_SERVO_2 0x51
#define WM8995_DC_SERVO_3 0x52
#define WM8995_DC_SERVO_5 0x54
#define WM8995_DC_SERVO_6 0x55
#define WM8995_DC_SERVO_7 0x56
#define WM8995_DC_SERVO_READBACK_0 0x57
#define WM8995_ANALOGUE_HP_1 0x60
#define WM8995_ANALOGUE_HP_2 0x61
#define WM8995_CHIP_REVISION 0x100
#define WM8995_CONTROL_INTERFACE_1 0x101
#define WM8995_CONTROL_INTERFACE_2 0x102
#define WM8995_WRITE_SEQUENCER_CTRL_1 0x110
#define WM8995_WRITE_SEQUENCER_CTRL_2 0x111
#define WM8995_AIF1_CLOCKING_1 0x200
#define WM8995_AIF1_CLOCKING_2 0x201
#define WM8995_AIF2_CLOCKING_1 0x204
#define WM8995_AIF2_CLOCKING_2 0x205
#define WM8995_CLOCKING_1 0x208
#define WM8995_CLOCKING_2 0x209
#define WM8995_AIF1_RATE 0x210
#define WM8995_AIF2_RATE 0x211
#define WM8995_RATE_STATUS 0x212
#define WM8995_FLL1_CONTROL_1 0x220
#define WM8995_FLL1_CONTROL_2 0x221
#define WM8995_FLL1_CONTROL_3 0x222
#define WM8995_FLL1_CONTROL_4 0x223
#define WM8995_FLL1_CONTROL_5 0x224
#define WM8995_FLL2_CONTROL_1 0x240
#define WM8995_FLL2_CONTROL_2 0x241
#define WM8995_FLL2_CONTROL_3 0x242
#define WM8995_FLL2_CONTROL_4 0x243
#define WM8995_FLL2_CONTROL_5 0x244
#define WM8995_AIF1_CONTROL_1 0x300
#define WM8995_AIF1_CONTROL_2 0x301
#define WM8995_AIF1_MASTER_SLAVE 0x302
#define WM8995_AIF1_BCLK 0x303
#define WM8995_AIF1ADC_LRCLK 0x304
#define WM8995_AIF1DAC_LRCLK 0x305
#define WM8995_AIF1DAC_DATA 0x306
#define WM8995_AIF1ADC_DATA 0x307
#define WM8995_AIF2_CONTROL_1 0x310
#define WM8995_AIF2_CONTROL_2 0x311
#define WM8995_AIF2_MASTER_SLAVE 0x312
#define WM8995_AIF2_BCLK 0x313
#define WM8995_AIF2ADC_LRCLK 0x314
#define WM8995_AIF2DAC_LRCLK 0x315
#define WM8995_AIF2DAC_DATA 0x316
#define WM8995_AIF2ADC_DATA 0x317
#define WM8995_AIF1_ADC1_LEFT_VOLUME 0x400
#define WM8995_AIF1_ADC1_RIGHT_VOLUME 0x401
#define WM8995_AIF1_DAC1_LEFT_VOLUME 0x402
#define WM8995_AIF1_DAC1_RIGHT_VOLUME 0x403
#define WM8995_AIF1_ADC2_LEFT_VOLUME 0x404
#define WM8995_AIF1_ADC2_RIGHT_VOLUME 0x405
#define WM8995_AIF1_DAC2_LEFT_VOLUME 0x406
#define WM8995_AIF1_DAC2_RIGHT_VOLUME 0x407
#define WM8995_AIF1_ADC1_FILTERS 0x410
#define WM8995_AIF1_ADC2_FILTERS 0x411
#define WM8995_AIF1_DAC1_FILTERS_1 0x420
#define WM8995_AIF1_DAC1_FILTERS_2 0x421
#define WM8995_AIF1_DAC2_FILTERS_1 0x422
#define WM8995_AIF1_DAC2_FILTERS_2 0x423
#define WM8995_AIF1_DRC1_1 0x440
#define WM8995_AIF1_DRC1_2 0x441
#define WM8995_AIF1_DRC1_3 0x442
#define WM8995_AIF1_DRC1_4 0x443
#define WM8995_AIF1_DRC1_5 0x444
#define WM8995_AIF1_DRC2_1 0x450
#define WM8995_AIF1_DRC2_2 0x451
#define WM8995_AIF1_DRC2_3 0x452
#define WM8995_AIF1_DRC2_4 0x453
#define WM8995_AIF1_DRC2_5 0x454
#define WM8995_AIF1_DAC1_EQ_GAINS_1 0x480
#define WM8995_AIF1_DAC1_EQ_GAINS_2 0x481
#define WM8995_AIF1_DAC1_EQ_BAND_1_A 0x482
#define WM8995_AIF1_DAC1_EQ_BAND_1_B 0x483
#define WM8995_AIF1_DAC1_EQ_BAND_1_PG 0x484
#define WM8995_AIF1_DAC1_EQ_BAND_2_A 0x485
#define WM8995_AIF1_DAC1_EQ_BAND_2_B 0x486
#define WM8995_AIF1_DAC1_EQ_BAND_2_C 0x487
#define WM8995_AIF1_DAC1_EQ_BAND_2_PG 0x488
#define WM8995_AIF1_DAC1_EQ_BAND_3_A 0x489
#define WM8995_AIF1_DAC1_EQ_BAND_3_B 0x48A
#define WM8995_AIF1_DAC1_EQ_BAND_3_C 0x48B
#define WM8995_AIF1_DAC1_EQ_BAND_3_PG 0x48C
#define WM8995_AIF1_DAC1_EQ_BAND_4_A 0x48D
#define WM8995_AIF1_DAC1_EQ_BAND_4_B 0x48E
#define WM8995_AIF1_DAC1_EQ_BAND_4_C 0x48F
#define WM8995_AIF1_DAC1_EQ_BAND_4_PG 0x490
#define WM8995_AIF1_DAC1_EQ_BAND_5_A 0x491
#define WM8995_AIF1_DAC1_EQ_BAND_5_B 0x492
#define WM8995_AIF1_DAC1_EQ_BAND_5_PG 0x493
#define WM8995_AIF1_DAC2_EQ_GAINS_1 0x4A0
#define WM8995_AIF1_DAC2_EQ_GAINS_2 0x4A1
#define WM8995_AIF1_DAC2_EQ_BAND_1_A 0x4A2
#define WM8995_AIF1_DAC2_EQ_BAND_1_B 0x4A3
#define WM8995_AIF1_DAC2_EQ_BAND_1_PG 0x4A4
#define WM8995_AIF1_DAC2_EQ_BAND_2_A 0x4A5
#define WM8995_AIF1_DAC2_EQ_BAND_2_B 0x4A6
#define WM8995_AIF1_DAC2_EQ_BAND_2_C 0x4A7
#define WM8995_AIF1_DAC2_EQ_BAND_2_PG 0x4A8
#define WM8995_AIF1_DAC2_EQ_BAND_3_A 0x4A9
#define WM8995_AIF1_DAC2_EQ_BAND_3_B 0x4AA
#define WM8995_AIF1_DAC2_EQ_BAND_3_C 0x4AB
#define WM8995_AIF1_DAC2_EQ_BAND_3_PG 0x4AC
#define WM8995_AIF1_DAC2_EQ_BAND_4_A 0x4AD
#define WM8995_AIF1_DAC2_EQ_BAND_4_B 0x4AE
#define WM8995_AIF1_DAC2_EQ_BAND_4_C 0x4AF
#define WM8995_AIF1_DAC2_EQ_BAND_4_PG 0x4B0
#define WM8995_AIF1_DAC2_EQ_BAND_5_A 0x4B1
#define WM8995_AIF1_DAC2_EQ_BAND_5_B 0x4B2
#define WM8995_AIF1_DAC2_EQ_BAND_5_PG 0x4B3
#define WM8995_AIF2_ADC_LEFT_VOLUME 0x500
#define WM8995_AIF2_ADC_RIGHT_VOLUME 0x501
#define WM8995_AIF2_DAC_LEFT_VOLUME 0x502
#define WM8995_AIF2_DAC_RIGHT_VOLUME 0x503
#define WM8995_AIF2_ADC_FILTERS 0x510
#define WM8995_AIF2_DAC_FILTERS_1 0x520
#define WM8995_AIF2_DAC_FILTERS_2 0x521
#define WM8995_AIF2_DRC_1 0x540
#define WM8995_AIF2_DRC_2 0x541
#define WM8995_AIF2_DRC_3 0x542
#define WM8995_AIF2_DRC_4 0x543
#define WM8995_AIF2_DRC_5 0x544
#define WM8995_AIF2_EQ_GAINS_1 0x580
#define WM8995_AIF2_EQ_GAINS_2 0x581
#define WM8995_AIF2_EQ_BAND_1_A 0x582
#define WM8995_AIF2_EQ_BAND_1_B 0x583
#define WM8995_AIF2_EQ_BAND_1_PG 0x584
#define WM8995_AIF2_EQ_BAND_2_A 0x585
#define WM8995_AIF2_EQ_BAND_2_B 0x586
#define WM8995_AIF2_EQ_BAND_2_C 0x587
#define WM8995_AIF2_EQ_BAND_2_PG 0x588
#define WM8995_AIF2_EQ_BAND_3_A 0x589
#define WM8995_AIF2_EQ_BAND_3_B 0x58A
#define WM8995_AIF2_EQ_BAND_3_C 0x58B
#define WM8995_AIF2_EQ_BAND_3_PG 0x58C
#define WM8995_AIF2_EQ_BAND_4_A 0x58D
#define WM8995_AIF2_EQ_BAND_4_B 0x58E
#define WM8995_AIF2_EQ_BAND_4_C 0x58F
#define WM8995_AIF2_EQ_BAND_4_PG 0x590
#define WM8995_AIF2_EQ_BAND_5_A 0x591
#define WM8995_AIF2_EQ_BAND_5_B 0x592
#define WM8995_AIF2_EQ_BAND_5_PG 0x593
#define WM8995_DAC1_MIXER_VOLUMES 0x600
#define WM8995_DAC1_LEFT_MIXER_ROUTING 0x601
#define WM8995_DAC1_RIGHT_MIXER_ROUTING 0x602
#define WM8995_DAC2_MIXER_VOLUMES 0x603
#define WM8995_DAC2_LEFT_MIXER_ROUTING 0x604
#define WM8995_DAC2_RIGHT_MIXER_ROUTING 0x605
#define WM8995_AIF1_ADC1_LEFT_MIXER_ROUTING 0x606
#define WM8995_AIF1_ADC1_RIGHT_MIXER_ROUTING 0x607
#define WM8995_AIF1_ADC2_LEFT_MIXER_ROUTING 0x608
#define WM8995_AIF1_ADC2_RIGHT_MIXER_ROUTING 0x609
#define WM8995_DAC_SOFTMUTE 0x610
#define WM8995_OVERSAMPLING 0x620
#define WM8995_SIDETONE 0x621
#define WM8995_GPIO_1 0x700
#define WM8995_GPIO_2 0x701
#define WM8995_GPIO_3 0x702
#define WM8995_GPIO_4 0x703
#define WM8995_GPIO_5 0x704
#define WM8995_GPIO_6 0x705
#define WM8995_GPIO_7 0x706
#define WM8995_GPIO_8 0x707
#define WM8995_GPIO_9 0x708
#define WM8995_GPIO_10 0x709
#define WM8995_GPIO_11 0x70A
#define WM8995_GPIO_12 0x70B
#define WM8995_GPIO_13 0x70C
#define WM8995_GPIO_14 0x70D
#define WM8995_PULL_CONTROL_1 0x720
#define WM8995_PULL_CONTROL_2 0x721
#define WM8995_INTERRUPT_STATUS_1 0x730
#define WM8995_INTERRUPT_STATUS_2 0x731
#define WM8995_INTERRUPT_RAW_STATUS_2 0x732
#define WM8995_INTERRUPT_STATUS_1_MASK 0x738
#define WM8995_INTERRUPT_STATUS_2_MASK 0x739
#define WM8995_INTERRUPT_CONTROL 0x740
#define WM8995_LEFT_PDM_SPEAKER_1 0x800
#define WM8995_RIGHT_PDM_SPEAKER_1 0x801
#define WM8995_PDM_SPEAKER_1_MUTE_SEQUENCE 0x802
#define WM8995_LEFT_PDM_SPEAKER_2 0x808
#define WM8995_RIGHT_PDM_SPEAKER_2 0x809
#define WM8995_PDM_SPEAKER_2_MUTE_SEQUENCE 0x80A
#define WM8995_WRITE_SEQUENCER_0 0x3000
#define WM8995_WRITE_SEQUENCER_1 0x3001
#define WM8995_WRITE_SEQUENCER_2 0x3002
#define WM8995_WRITE_SEQUENCER_3 0x3003
#define WM8995_WRITE_SEQUENCER_4 0x3004
#define WM8995_WRITE_SEQUENCER_5 0x3005
#define WM8995_WRITE_SEQUENCER_6 0x3006
#define WM8995_WRITE_SEQUENCER_7 0x3007
#define WM8995_WRITE_SEQUENCER_8 0x3008
#define WM8995_WRITE_SEQUENCER_9 0x3009
#define WM8995_WRITE_SEQUENCER_10 0x300A
#define WM8995_WRITE_SEQUENCER_11 0x300B
#define WM8995_WRITE_SEQUENCER_12 0x300C
#define WM8995_WRITE_SEQUENCER_13 0x300D
#define WM8995_WRITE_SEQUENCER_14 0x300E
#define WM8995_WRITE_SEQUENCER_15 0x300F
#define WM8995_WRITE_SEQUENCER_16 0x3010
#define WM8995_WRITE_SEQUENCER_17 0x3011
#define WM8995_WRITE_SEQUENCER_18 0x3012
#define WM8995_WRITE_SEQUENCER_19 0x3013
#define WM8995_WRITE_SEQUENCER_20 0x3014
#define WM8995_WRITE_SEQUENCER_21 0x3015
#define WM8995_WRITE_SEQUENCER_22 0x3016
#define WM8995_WRITE_SEQUENCER_23 0x3017
#define WM8995_WRITE_SEQUENCER_24 0x3018
#define WM8995_WRITE_SEQUENCER_25 0x3019
#define WM8995_WRITE_SEQUENCER_26 0x301A
#define WM8995_WRITE_SEQUENCER_27 0x301B
#define WM8995_WRITE_SEQUENCER_28 0x301C
#define WM8995_WRITE_SEQUENCER_29 0x301D
#define WM8995_WRITE_SEQUENCER_30 0x301E
#define WM8995_WRITE_SEQUENCER_31 0x301F
#define WM8995_WRITE_SEQUENCER_32 0x3020
#define WM8995_WRITE_SEQUENCER_33 0x3021
#define WM8995_WRITE_SEQUENCER_34 0x3022
#define WM8995_WRITE_SEQUENCER_35 0x3023
#define WM8995_WRITE_SEQUENCER_36 0x3024
#define WM8995_WRITE_SEQUENCER_37 0x3025
#define WM8995_WRITE_SEQUENCER_38 0x3026
#define WM8995_WRITE_SEQUENCER_39 0x3027
#define WM8995_WRITE_SEQUENCER_40 0x3028
#define WM8995_WRITE_SEQUENCER_41 0x3029
#define WM8995_WRITE_SEQUENCER_42 0x302A
#define WM8995_WRITE_SEQUENCER_43 0x302B
#define WM8995_WRITE_SEQUENCER_44 0x302C
#define WM8995_WRITE_SEQUENCER_45 0x302D
#define WM8995_WRITE_SEQUENCER_46 0x302E
#define WM8995_WRITE_SEQUENCER_47 0x302F
#define WM8995_WRITE_SEQUENCER_48 0x3030
#define WM8995_WRITE_SEQUENCER_49 0x3031
#define WM8995_WRITE_SEQUENCER_50 0x3032
#define WM8995_WRITE_SEQUENCER_51 0x3033
#define WM8995_WRITE_SEQUENCER_52 0x3034
#define WM8995_WRITE_SEQUENCER_53 0x3035
#define WM8995_WRITE_SEQUENCER_54 0x3036
#define WM8995_WRITE_SEQUENCER_55 0x3037
#define WM8995_WRITE_SEQUENCER_56 0x3038
#define WM8995_WRITE_SEQUENCER_57 0x3039
#define WM8995_WRITE_SEQUENCER_58 0x303A
#define WM8995_WRITE_SEQUENCER_59 0x303B
#define WM8995_WRITE_SEQUENCER_60 0x303C
#define WM8995_WRITE_SEQUENCER_61 0x303D
#define WM8995_WRITE_SEQUENCER_62 0x303E
#define WM8995_WRITE_SEQUENCER_63 0x303F
#define WM8995_WRITE_SEQUENCER_64 0x3040
#define WM8995_WRITE_SEQUENCER_65 0x3041
#define WM8995_WRITE_SEQUENCER_66 0x3042
#define WM8995_WRITE_SEQUENCER_67 0x3043
#define WM8995_WRITE_SEQUENCER_68 0x3044
#define WM8995_WRITE_SEQUENCER_69 0x3045
#define WM8995_WRITE_SEQUENCER_70 0x3046
#define WM8995_WRITE_SEQUENCER_71 0x3047
#define WM8995_WRITE_SEQUENCER_72 0x3048
#define WM8995_WRITE_SEQUENCER_73 0x3049
#define WM8995_WRITE_SEQUENCER_74 0x304A
#define WM8995_WRITE_SEQUENCER_75 0x304B
#define WM8995_WRITE_SEQUENCER_76 0x304C
#define WM8995_WRITE_SEQUENCER_77 0x304D
#define WM8995_WRITE_SEQUENCER_78 0x304E
#define WM8995_WRITE_SEQUENCER_79 0x304F
#define WM8995_WRITE_SEQUENCER_80 0x3050
#define WM8995_WRITE_SEQUENCER_81 0x3051
#define WM8995_WRITE_SEQUENCER_82 0x3052
#define WM8995_WRITE_SEQUENCER_83 0x3053
#define WM8995_WRITE_SEQUENCER_84 0x3054
#define WM8995_WRITE_SEQUENCER_85 0x3055
#define WM8995_WRITE_SEQUENCER_86 0x3056
#define WM8995_WRITE_SEQUENCER_87 0x3057
#define WM8995_WRITE_SEQUENCER_88 0x3058
#define WM8995_WRITE_SEQUENCER_89 0x3059
#define WM8995_WRITE_SEQUENCER_90 0x305A
#define WM8995_WRITE_SEQUENCER_91 0x305B
#define WM8995_WRITE_SEQUENCER_92 0x305C
#define WM8995_WRITE_SEQUENCER_93 0x305D
#define WM8995_WRITE_SEQUENCER_94 0x305E
#define WM8995_WRITE_SEQUENCER_95 0x305F
#define WM8995_WRITE_SEQUENCER_96 0x3060
#define WM8995_WRITE_SEQUENCER_97 0x3061
#define WM8995_WRITE_SEQUENCER_98 0x3062
#define WM8995_WRITE_SEQUENCER_99 0x3063
#define WM8995_WRITE_SEQUENCER_100 0x3064
#define WM8995_WRITE_SEQUENCER_101 0x3065
#define WM8995_WRITE_SEQUENCER_102 0x3066
#define WM8995_WRITE_SEQUENCER_103 0x3067
#define WM8995_WRITE_SEQUENCER_104 0x3068
#define WM8995_WRITE_SEQUENCER_105 0x3069
#define WM8995_WRITE_SEQUENCER_106 0x306A
#define WM8995_WRITE_SEQUENCER_107 0x306B
#define WM8995_WRITE_SEQUENCER_108 0x306C
#define WM8995_WRITE_SEQUENCER_109 0x306D
#define WM8995_WRITE_SEQUENCER_110 0x306E
#define WM8995_WRITE_SEQUENCER_111 0x306F
#define WM8995_WRITE_SEQUENCER_112 0x3070
#define WM8995_WRITE_SEQUENCER_113 0x3071
#define WM8995_WRITE_SEQUENCER_114 0x3072
#define WM8995_WRITE_SEQUENCER_115 0x3073
#define WM8995_WRITE_SEQUENCER_116 0x3074
#define WM8995_WRITE_SEQUENCER_117 0x3075
#define WM8995_WRITE_SEQUENCER_118 0x3076
#define WM8995_WRITE_SEQUENCER_119 0x3077
#define WM8995_WRITE_SEQUENCER_120 0x3078
#define WM8995_WRITE_SEQUENCER_121 0x3079
#define WM8995_WRITE_SEQUENCER_122 0x307A
#define WM8995_WRITE_SEQUENCER_123 0x307B
#define WM8995_WRITE_SEQUENCER_124 0x307C
#define WM8995_WRITE_SEQUENCER_125 0x307D
#define WM8995_WRITE_SEQUENCER_126 0x307E
#define WM8995_WRITE_SEQUENCER_127 0x307F
#define WM8995_WRITE_SEQUENCER_128 0x3080
#define WM8995_WRITE_SEQUENCER_129 0x3081
#define WM8995_WRITE_SEQUENCER_130 0x3082
#define WM8995_WRITE_SEQUENCER_131 0x3083
#define WM8995_WRITE_SEQUENCER_132 0x3084
#define WM8995_WRITE_SEQUENCER_133 0x3085
#define WM8995_WRITE_SEQUENCER_134 0x3086
#define WM8995_WRITE_SEQUENCER_135 0x3087
#define WM8995_WRITE_SEQUENCER_136 0x3088
#define WM8995_WRITE_SEQUENCER_137 0x3089
#define WM8995_WRITE_SEQUENCER_138 0x308A
#define WM8995_WRITE_SEQUENCER_139 0x308B
#define WM8995_WRITE_SEQUENCER_140 0x308C
#define WM8995_WRITE_SEQUENCER_141 0x308D
#define WM8995_WRITE_SEQUENCER_142 0x308E
#define WM8995_WRITE_SEQUENCER_143 0x308F
#define WM8995_WRITE_SEQUENCER_144 0x3090
#define WM8995_WRITE_SEQUENCER_145 0x3091
#define WM8995_WRITE_SEQUENCER_146 0x3092
#define WM8995_WRITE_SEQUENCER_147 0x3093
#define WM8995_WRITE_SEQUENCER_148 0x3094
#define WM8995_WRITE_SEQUENCER_149 0x3095
#define WM8995_WRITE_SEQUENCER_150 0x3096
#define WM8995_WRITE_SEQUENCER_151 0x3097
#define WM8995_WRITE_SEQUENCER_152 0x3098
#define WM8995_WRITE_SEQUENCER_153 0x3099
#define WM8995_WRITE_SEQUENCER_154 0x309A
#define WM8995_WRITE_SEQUENCER_155 0x309B
#define WM8995_WRITE_SEQUENCER_156 0x309C
#define WM8995_WRITE_SEQUENCER_157 0x309D
#define WM8995_WRITE_SEQUENCER_158 0x309E
#define WM8995_WRITE_SEQUENCER_159 0x309F
#define WM8995_WRITE_SEQUENCER_160 0x30A0
#define WM8995_WRITE_SEQUENCER_161 0x30A1
#define WM8995_WRITE_SEQUENCER_162 0x30A2
#define WM8995_WRITE_SEQUENCER_163 0x30A3
#define WM8995_WRITE_SEQUENCER_164 0x30A4
#define WM8995_WRITE_SEQUENCER_165 0x30A5
#define WM8995_WRITE_SEQUENCER_166 0x30A6
#define WM8995_WRITE_SEQUENCER_167 0x30A7
#define WM8995_WRITE_SEQUENCER_168 0x30A8
#define WM8995_WRITE_SEQUENCER_169 0x30A9
#define WM8995_WRITE_SEQUENCER_170 0x30AA
#define WM8995_WRITE_SEQUENCER_171 0x30AB
#define WM8995_WRITE_SEQUENCER_172 0x30AC
#define WM8995_WRITE_SEQUENCER_173 0x30AD
#define WM8995_WRITE_SEQUENCER_174 0x30AE
#define WM8995_WRITE_SEQUENCER_175 0x30AF
#define WM8995_WRITE_SEQUENCER_176 0x30B0
#define WM8995_WRITE_SEQUENCER_177 0x30B1
#define WM8995_WRITE_SEQUENCER_178 0x30B2
#define WM8995_WRITE_SEQUENCER_179 0x30B3
#define WM8995_WRITE_SEQUENCER_180 0x30B4
#define WM8995_WRITE_SEQUENCER_181 0x30B5
#define WM8995_WRITE_SEQUENCER_182 0x30B6
#define WM8995_WRITE_SEQUENCER_183 0x30B7
#define WM8995_WRITE_SEQUENCER_184 0x30B8
#define WM8995_WRITE_SEQUENCER_185 0x30B9
#define WM8995_WRITE_SEQUENCER_186 0x30BA
#define WM8995_WRITE_SEQUENCER_187 0x30BB
#define WM8995_WRITE_SEQUENCER_188 0x30BC
#define WM8995_WRITE_SEQUENCER_189 0x30BD
#define WM8995_WRITE_SEQUENCER_190 0x30BE
#define WM8995_WRITE_SEQUENCER_191 0x30BF
#define WM8995_WRITE_SEQUENCER_192 0x30C0
#define WM8995_WRITE_SEQUENCER_193 0x30C1
#define WM8995_WRITE_SEQUENCER_194 0x30C2
#define WM8995_WRITE_SEQUENCER_195 0x30C3
#define WM8995_WRITE_SEQUENCER_196 0x30C4
#define WM8995_WRITE_SEQUENCER_197 0x30C5
#define WM8995_WRITE_SEQUENCER_198 0x30C6
#define WM8995_WRITE_SEQUENCER_199 0x30C7
#define WM8995_WRITE_SEQUENCER_200 0x30C8
#define WM8995_WRITE_SEQUENCER_201 0x30C9
#define WM8995_WRITE_SEQUENCER_202 0x30CA
#define WM8995_WRITE_SEQUENCER_203 0x30CB
#define WM8995_WRITE_SEQUENCER_204 0x30CC
#define WM8995_WRITE_SEQUENCER_205 0x30CD
#define WM8995_WRITE_SEQUENCER_206 0x30CE
#define WM8995_WRITE_SEQUENCER_207 0x30CF
#define WM8995_WRITE_SEQUENCER_208 0x30D0
#define WM8995_WRITE_SEQUENCER_209 0x30D1
#define WM8995_WRITE_SEQUENCER_210 0x30D2
#define WM8995_WRITE_SEQUENCER_211 0x30D3
#define WM8995_WRITE_SEQUENCER_212 0x30D4
#define WM8995_WRITE_SEQUENCER_213 0x30D5
#define WM8995_WRITE_SEQUENCER_214 0x30D6
#define WM8995_WRITE_SEQUENCER_215 0x30D7
#define WM8995_WRITE_SEQUENCER_216 0x30D8
#define WM8995_WRITE_SEQUENCER_217 0x30D9
#define WM8995_WRITE_SEQUENCER_218 0x30DA
#define WM8995_WRITE_SEQUENCER_219 0x30DB
#define WM8995_WRITE_SEQUENCER_220 0x30DC
#define WM8995_WRITE_SEQUENCER_221 0x30DD
#define WM8995_WRITE_SEQUENCER_222 0x30DE
#define WM8995_WRITE_SEQUENCER_223 0x30DF
#define WM8995_WRITE_SEQUENCER_224 0x30E0
#define WM8995_WRITE_SEQUENCER_225 0x30E1
#define WM8995_WRITE_SEQUENCER_226 0x30E2
#define WM8995_WRITE_SEQUENCER_227 0x30E3
#define WM8995_WRITE_SEQUENCER_228 0x30E4
#define WM8995_WRITE_SEQUENCER_229 0x30E5
#define WM8995_WRITE_SEQUENCER_230 0x30E6
#define WM8995_WRITE_SEQUENCER_231 0x30E7
#define WM8995_WRITE_SEQUENCER_232 0x30E8
#define WM8995_WRITE_SEQUENCER_233 0x30E9
#define WM8995_WRITE_SEQUENCER_234 0x30EA
#define WM8995_WRITE_SEQUENCER_235 0x30EB
#define WM8995_WRITE_SEQUENCER_236 0x30EC
#define WM8995_WRITE_SEQUENCER_237 0x30ED
#define WM8995_WRITE_SEQUENCER_238 0x30EE
#define WM8995_WRITE_SEQUENCER_239 0x30EF
#define WM8995_WRITE_SEQUENCER_240 0x30F0
#define WM8995_WRITE_SEQUENCER_241 0x30F1
#define WM8995_WRITE_SEQUENCER_242 0x30F2
#define WM8995_WRITE_SEQUENCER_243 0x30F3
#define WM8995_WRITE_SEQUENCER_244 0x30F4
#define WM8995_WRITE_SEQUENCER_245 0x30F5
#define WM8995_WRITE_SEQUENCER_246 0x30F6
#define WM8995_WRITE_SEQUENCER_247 0x30F7
#define WM8995_WRITE_SEQUENCER_248 0x30F8
#define WM8995_WRITE_SEQUENCER_249 0x30F9
#define WM8995_WRITE_SEQUENCER_250 0x30FA
#define WM8995_WRITE_SEQUENCER_251 0x30FB
#define WM8995_WRITE_SEQUENCER_252 0x30FC
#define WM8995_WRITE_SEQUENCER_253 0x30FD
#define WM8995_WRITE_SEQUENCER_254 0x30FE
#define WM8995_WRITE_SEQUENCER_255 0x30FF
#define WM8995_WRITE_SEQUENCER_256 0x3100
#define WM8995_WRITE_SEQUENCER_257 0x3101
#define WM8995_WRITE_SEQUENCER_258 0x3102
#define WM8995_WRITE_SEQUENCER_259 0x3103
#define WM8995_WRITE_SEQUENCER_260 0x3104
#define WM8995_WRITE_SEQUENCER_261 0x3105
#define WM8995_WRITE_SEQUENCER_262 0x3106
#define WM8995_WRITE_SEQUENCER_263 0x3107
#define WM8995_WRITE_SEQUENCER_264 0x3108
#define WM8995_WRITE_SEQUENCER_265 0x3109
#define WM8995_WRITE_SEQUENCER_266 0x310A
#define WM8995_WRITE_SEQUENCER_267 0x310B
#define WM8995_WRITE_SEQUENCER_268 0x310C
#define WM8995_WRITE_SEQUENCER_269 0x310D
#define WM8995_WRITE_SEQUENCER_270 0x310E
#define WM8995_WRITE_SEQUENCER_271 0x310F
#define WM8995_WRITE_SEQUENCER_272 0x3110
#define WM8995_WRITE_SEQUENCER_273 0x3111
#define WM8995_WRITE_SEQUENCER_274 0x3112
#define WM8995_WRITE_SEQUENCER_275 0x3113
#define WM8995_WRITE_SEQUENCER_276 0x3114
#define WM8995_WRITE_SEQUENCER_277 0x3115
#define WM8995_WRITE_SEQUENCER_278 0x3116
#define WM8995_WRITE_SEQUENCER_279 0x3117
#define WM8995_WRITE_SEQUENCER_280 0x3118
#define WM8995_WRITE_SEQUENCER_281 0x3119
#define WM8995_WRITE_SEQUENCER_282 0x311A
#define WM8995_WRITE_SEQUENCER_283 0x311B
#define WM8995_WRITE_SEQUENCER_284 0x311C
#define WM8995_WRITE_SEQUENCER_285 0x311D
#define WM8995_WRITE_SEQUENCER_286 0x311E
#define WM8995_WRITE_SEQUENCER_287 0x311F
#define WM8995_WRITE_SEQUENCER_288 0x3120
#define WM8995_WRITE_SEQUENCER_289 0x3121
#define WM8995_WRITE_SEQUENCER_290 0x3122
#define WM8995_WRITE_SEQUENCER_291 0x3123
#define WM8995_WRITE_SEQUENCER_292 0x3124
#define WM8995_WRITE_SEQUENCER_293 0x3125
#define WM8995_WRITE_SEQUENCER_294 0x3126
#define WM8995_WRITE_SEQUENCER_295 0x3127
#define WM8995_WRITE_SEQUENCER_296 0x3128
#define WM8995_WRITE_SEQUENCER_297 0x3129
#define WM8995_WRITE_SEQUENCER_298 0x312A
#define WM8995_WRITE_SEQUENCER_299 0x312B
#define WM8995_WRITE_SEQUENCER_300 0x312C
#define WM8995_WRITE_SEQUENCER_301 0x312D
#define WM8995_WRITE_SEQUENCER_302 0x312E
#define WM8995_WRITE_SEQUENCER_303 0x312F
#define WM8995_WRITE_SEQUENCER_304 0x3130
#define WM8995_WRITE_SEQUENCER_305 0x3131
#define WM8995_WRITE_SEQUENCER_306 0x3132
#define WM8995_WRITE_SEQUENCER_307 0x3133
#define WM8995_WRITE_SEQUENCER_308 0x3134
#define WM8995_WRITE_SEQUENCER_309 0x3135
#define WM8995_WRITE_SEQUENCER_310 0x3136
#define WM8995_WRITE_SEQUENCER_311 0x3137
#define WM8995_WRITE_SEQUENCER_312 0x3138
#define WM8995_WRITE_SEQUENCER_313 0x3139
#define WM8995_WRITE_SEQUENCER_314 0x313A
#define WM8995_WRITE_SEQUENCER_315 0x313B
#define WM8995_WRITE_SEQUENCER_316 0x313C
#define WM8995_WRITE_SEQUENCER_317 0x313D
#define WM8995_WRITE_SEQUENCER_318 0x313E
#define WM8995_WRITE_SEQUENCER_319 0x313F
#define WM8995_WRITE_SEQUENCER_320 0x3140
#define WM8995_WRITE_SEQUENCER_321 0x3141
#define WM8995_WRITE_SEQUENCER_322 0x3142
#define WM8995_WRITE_SEQUENCER_323 0x3143
#define WM8995_WRITE_SEQUENCER_324 0x3144
#define WM8995_WRITE_SEQUENCER_325 0x3145
#define WM8995_WRITE_SEQUENCER_326 0x3146
#define WM8995_WRITE_SEQUENCER_327 0x3147
#define WM8995_WRITE_SEQUENCER_328 0x3148
#define WM8995_WRITE_SEQUENCER_329 0x3149
#define WM8995_WRITE_SEQUENCER_330 0x314A
#define WM8995_WRITE_SEQUENCER_331 0x314B
#define WM8995_WRITE_SEQUENCER_332 0x314C
#define WM8995_WRITE_SEQUENCER_333 0x314D
#define WM8995_WRITE_SEQUENCER_334 0x314E
#define WM8995_WRITE_SEQUENCER_335 0x314F
#define WM8995_WRITE_SEQUENCER_336 0x3150
#define WM8995_WRITE_SEQUENCER_337 0x3151
#define WM8995_WRITE_SEQUENCER_338 0x3152
#define WM8995_WRITE_SEQUENCER_339 0x3153
#define WM8995_WRITE_SEQUENCER_340 0x3154
#define WM8995_WRITE_SEQUENCER_341 0x3155
#define WM8995_WRITE_SEQUENCER_342 0x3156
#define WM8995_WRITE_SEQUENCER_343 0x3157
#define WM8995_WRITE_SEQUENCER_344 0x3158
#define WM8995_WRITE_SEQUENCER_345 0x3159
#define WM8995_WRITE_SEQUENCER_346 0x315A
#define WM8995_WRITE_SEQUENCER_347 0x315B
#define WM8995_WRITE_SEQUENCER_348 0x315C
#define WM8995_WRITE_SEQUENCER_349 0x315D
#define WM8995_WRITE_SEQUENCER_350 0x315E
#define WM8995_WRITE_SEQUENCER_351 0x315F
#define WM8995_WRITE_SEQUENCER_352 0x3160
#define WM8995_WRITE_SEQUENCER_353 0x3161
#define WM8995_WRITE_SEQUENCER_354 0x3162
#define WM8995_WRITE_SEQUENCER_355 0x3163
#define WM8995_WRITE_SEQUENCER_356 0x3164
#define WM8995_WRITE_SEQUENCER_357 0x3165
#define WM8995_WRITE_SEQUENCER_358 0x3166
#define WM8995_WRITE_SEQUENCER_359 0x3167
#define WM8995_WRITE_SEQUENCER_360 0x3168
#define WM8995_WRITE_SEQUENCER_361 0x3169
#define WM8995_WRITE_SEQUENCER_362 0x316A
#define WM8995_WRITE_SEQUENCER_363 0x316B
#define WM8995_WRITE_SEQUENCER_364 0x316C
#define WM8995_WRITE_SEQUENCER_365 0x316D
#define WM8995_WRITE_SEQUENCER_366 0x316E
#define WM8995_WRITE_SEQUENCER_367 0x316F
#define WM8995_WRITE_SEQUENCER_368 0x3170
#define WM8995_WRITE_SEQUENCER_369 0x3171
#define WM8995_WRITE_SEQUENCER_370 0x3172
#define WM8995_WRITE_SEQUENCER_371 0x3173
#define WM8995_WRITE_SEQUENCER_372 0x3174
#define WM8995_WRITE_SEQUENCER_373 0x3175
#define WM8995_WRITE_SEQUENCER_374 0x3176
#define WM8995_WRITE_SEQUENCER_375 0x3177
#define WM8995_WRITE_SEQUENCER_376 0x3178
#define WM8995_WRITE_SEQUENCER_377 0x3179
#define WM8995_WRITE_SEQUENCER_378 0x317A
#define WM8995_WRITE_SEQUENCER_379 0x317B
#define WM8995_WRITE_SEQUENCER_380 0x317C
#define WM8995_WRITE_SEQUENCER_381 0x317D
#define WM8995_WRITE_SEQUENCER_382 0x317E
#define WM8995_WRITE_SEQUENCER_383 0x317F
#define WM8995_WRITE_SEQUENCER_384 0x3180
#define WM8995_WRITE_SEQUENCER_385 0x3181
#define WM8995_WRITE_SEQUENCER_386 0x3182
#define WM8995_WRITE_SEQUENCER_387 0x3183
#define WM8995_WRITE_SEQUENCER_388 0x3184
#define WM8995_WRITE_SEQUENCER_389 0x3185
#define WM8995_WRITE_SEQUENCER_390 0x3186
#define WM8995_WRITE_SEQUENCER_391 0x3187
#define WM8995_WRITE_SEQUENCER_392 0x3188
#define WM8995_WRITE_SEQUENCER_393 0x3189
#define WM8995_WRITE_SEQUENCER_394 0x318A
#define WM8995_WRITE_SEQUENCER_395 0x318B
#define WM8995_WRITE_SEQUENCER_396 0x318C
#define WM8995_WRITE_SEQUENCER_397 0x318D
#define WM8995_WRITE_SEQUENCER_398 0x318E
#define WM8995_WRITE_SEQUENCER_399 0x318F
#define WM8995_WRITE_SEQUENCER_400 0x3190
#define WM8995_WRITE_SEQUENCER_401 0x3191
#define WM8995_WRITE_SEQUENCER_402 0x3192
#define WM8995_WRITE_SEQUENCER_403 0x3193
#define WM8995_WRITE_SEQUENCER_404 0x3194
#define WM8995_WRITE_SEQUENCER_405 0x3195
#define WM8995_WRITE_SEQUENCER_406 0x3196
#define WM8995_WRITE_SEQUENCER_407 0x3197
#define WM8995_WRITE_SEQUENCER_408 0x3198
#define WM8995_WRITE_SEQUENCER_409 0x3199
#define WM8995_WRITE_SEQUENCER_410 0x319A
#define WM8995_WRITE_SEQUENCER_411 0x319B
#define WM8995_WRITE_SEQUENCER_412 0x319C
#define WM8995_WRITE_SEQUENCER_413 0x319D
#define WM8995_WRITE_SEQUENCER_414 0x319E
#define WM8995_WRITE_SEQUENCER_415 0x319F
#define WM8995_WRITE_SEQUENCER_416 0x31A0
#define WM8995_WRITE_SEQUENCER_417 0x31A1
#define WM8995_WRITE_SEQUENCER_418 0x31A2
#define WM8995_WRITE_SEQUENCER_419 0x31A3
#define WM8995_WRITE_SEQUENCER_420 0x31A4
#define WM8995_WRITE_SEQUENCER_421 0x31A5
#define WM8995_WRITE_SEQUENCER_422 0x31A6
#define WM8995_WRITE_SEQUENCER_423 0x31A7
#define WM8995_WRITE_SEQUENCER_424 0x31A8
#define WM8995_WRITE_SEQUENCER_425 0x31A9
#define WM8995_WRITE_SEQUENCER_426 0x31AA
#define WM8995_WRITE_SEQUENCER_427 0x31AB
#define WM8995_WRITE_SEQUENCER_428 0x31AC
#define WM8995_WRITE_SEQUENCER_429 0x31AD
#define WM8995_WRITE_SEQUENCER_430 0x31AE
#define WM8995_WRITE_SEQUENCER_431 0x31AF
#define WM8995_WRITE_SEQUENCER_432 0x31B0
#define WM8995_WRITE_SEQUENCER_433 0x31B1
#define WM8995_WRITE_SEQUENCER_434 0x31B2
#define WM8995_WRITE_SEQUENCER_435 0x31B3
#define WM8995_WRITE_SEQUENCER_436 0x31B4
#define WM8995_WRITE_SEQUENCER_437 0x31B5
#define WM8995_WRITE_SEQUENCER_438 0x31B6
#define WM8995_WRITE_SEQUENCER_439 0x31B7
#define WM8995_WRITE_SEQUENCER_440 0x31B8
#define WM8995_WRITE_SEQUENCER_441 0x31B9
#define WM8995_WRITE_SEQUENCER_442 0x31BA
#define WM8995_WRITE_SEQUENCER_443 0x31BB
#define WM8995_WRITE_SEQUENCER_444 0x31BC
#define WM8995_WRITE_SEQUENCER_445 0x31BD
#define WM8995_WRITE_SEQUENCER_446 0x31BE
#define WM8995_WRITE_SEQUENCER_447 0x31BF
#define WM8995_WRITE_SEQUENCER_448 0x31C0
#define WM8995_WRITE_SEQUENCER_449 0x31C1
#define WM8995_WRITE_SEQUENCER_450 0x31C2
#define WM8995_WRITE_SEQUENCER_451 0x31C3
#define WM8995_WRITE_SEQUENCER_452 0x31C4
#define WM8995_WRITE_SEQUENCER_453 0x31C5
#define WM8995_WRITE_SEQUENCER_454 0x31C6
#define WM8995_WRITE_SEQUENCER_455 0x31C7
#define WM8995_WRITE_SEQUENCER_456 0x31C8
#define WM8995_WRITE_SEQUENCER_457 0x31C9
#define WM8995_WRITE_SEQUENCER_458 0x31CA
#define WM8995_WRITE_SEQUENCER_459 0x31CB
#define WM8995_WRITE_SEQUENCER_460 0x31CC
#define WM8995_WRITE_SEQUENCER_461 0x31CD
#define WM8995_WRITE_SEQUENCER_462 0x31CE
#define WM8995_WRITE_SEQUENCER_463 0x31CF
#define WM8995_WRITE_SEQUENCER_464 0x31D0
#define WM8995_WRITE_SEQUENCER_465 0x31D1
#define WM8995_WRITE_SEQUENCER_466 0x31D2
#define WM8995_WRITE_SEQUENCER_467 0x31D3
#define WM8995_WRITE_SEQUENCER_468 0x31D4
#define WM8995_WRITE_SEQUENCER_469 0x31D5
#define WM8995_WRITE_SEQUENCER_470 0x31D6
#define WM8995_WRITE_SEQUENCER_471 0x31D7
#define WM8995_WRITE_SEQUENCER_472 0x31D8
#define WM8995_WRITE_SEQUENCER_473 0x31D9
#define WM8995_WRITE_SEQUENCER_474 0x31DA
#define WM8995_WRITE_SEQUENCER_475 0x31DB
#define WM8995_WRITE_SEQUENCER_476 0x31DC
#define WM8995_WRITE_SEQUENCER_477 0x31DD
#define WM8995_WRITE_SEQUENCER_478 0x31DE
#define WM8995_WRITE_SEQUENCER_479 0x31DF
#define WM8995_WRITE_SEQUENCER_480 0x31E0
#define WM8995_WRITE_SEQUENCER_481 0x31E1
#define WM8995_WRITE_SEQUENCER_482 0x31E2
#define WM8995_WRITE_SEQUENCER_483 0x31E3
#define WM8995_WRITE_SEQUENCER_484 0x31E4
#define WM8995_WRITE_SEQUENCER_485 0x31E5
#define WM8995_WRITE_SEQUENCER_486 0x31E6
#define WM8995_WRITE_SEQUENCER_487 0x31E7
#define WM8995_WRITE_SEQUENCER_488 0x31E8
#define WM8995_WRITE_SEQUENCER_489 0x31E9
#define WM8995_WRITE_SEQUENCER_490 0x31EA
#define WM8995_WRITE_SEQUENCER_491 0x31EB
#define WM8995_WRITE_SEQUENCER_492 0x31EC
#define WM8995_WRITE_SEQUENCER_493 0x31ED
#define WM8995_WRITE_SEQUENCER_494 0x31EE
#define WM8995_WRITE_SEQUENCER_495 0x31EF
#define WM8995_WRITE_SEQUENCER_496 0x31F0
#define WM8995_WRITE_SEQUENCER_497 0x31F1
#define WM8995_WRITE_SEQUENCER_498 0x31F2
#define WM8995_WRITE_SEQUENCER_499 0x31F3
#define WM8995_WRITE_SEQUENCER_500 0x31F4
#define WM8995_WRITE_SEQUENCER_501 0x31F5
#define WM8995_WRITE_SEQUENCER_502 0x31F6
#define WM8995_WRITE_SEQUENCER_503 0x31F7
#define WM8995_WRITE_SEQUENCER_504 0x31F8
#define WM8995_WRITE_SEQUENCER_505 0x31F9
#define WM8995_WRITE_SEQUENCER_506 0x31FA
#define WM8995_WRITE_SEQUENCER_507 0x31FB
#define WM8995_WRITE_SEQUENCER_508 0x31FC
#define WM8995_WRITE_SEQUENCER_509 0x31FD
#define WM8995_WRITE_SEQUENCER_510 0x31FE
#define WM8995_WRITE_SEQUENCER_511 0x31FF
#define WM8995_REGISTER_COUNT 725
#define WM8995_MAX_REGISTER 0x31FF
#define WM8995_MAX_CACHED_REGISTER WM8995_MAX_REGISTER
/*
* Field Definitions.
*/
/*
* R0 (0x00) - Software Reset
*/
#define WM8995_SW_RESET_MASK 0xFFFF /* SW_RESET - [15:0] */
#define WM8995_SW_RESET_SHIFT 0 /* SW_RESET - [15:0] */
#define WM8995_SW_RESET_WIDTH 16 /* SW_RESET - [15:0] */
/*
* R1 (0x01) - Power Management (1)
*/
#define WM8995_MICB2_ENA 0x0200 /* MICB2_ENA */
#define WM8995_MICB2_ENA_MASK 0x0200 /* MICB2_ENA */
#define WM8995_MICB2_ENA_SHIFT 9 /* MICB2_ENA */
#define WM8995_MICB2_ENA_WIDTH 1 /* MICB2_ENA */
#define WM8995_MICB1_ENA 0x0100 /* MICB1_ENA */
#define WM8995_MICB1_ENA_MASK 0x0100 /* MICB1_ENA */
#define WM8995_MICB1_ENA_SHIFT 8 /* MICB1_ENA */
#define WM8995_MICB1_ENA_WIDTH 1 /* MICB1_ENA */
#define WM8995_HPOUT2L_ENA 0x0080 /* HPOUT2L_ENA */
#define WM8995_HPOUT2L_ENA_MASK 0x0080 /* HPOUT2L_ENA */
#define WM8995_HPOUT2L_ENA_SHIFT 7 /* HPOUT2L_ENA */
#define WM8995_HPOUT2L_ENA_WIDTH 1 /* HPOUT2L_ENA */
#define WM8995_HPOUT2R_ENA 0x0040 /* HPOUT2R_ENA */
#define WM8995_HPOUT2R_ENA_MASK 0x0040 /* HPOUT2R_ENA */
#define WM8995_HPOUT2R_ENA_SHIFT 6 /* HPOUT2R_ENA */
#define WM8995_HPOUT2R_ENA_WIDTH 1 /* HPOUT2R_ENA */
#define WM8995_HPOUT1L_ENA 0x0020 /* HPOUT1L_ENA */
#define WM8995_HPOUT1L_ENA_MASK 0x0020 /* HPOUT1L_ENA */
#define WM8995_HPOUT1L_ENA_SHIFT 5 /* HPOUT1L_ENA */
#define WM8995_HPOUT1L_ENA_WIDTH 1 /* HPOUT1L_ENA */
#define WM8995_HPOUT1R_ENA 0x0010 /* HPOUT1R_ENA */
#define WM8995_HPOUT1R_ENA_MASK 0x0010 /* HPOUT1R_ENA */
#define WM8995_HPOUT1R_ENA_SHIFT 4 /* HPOUT1R_ENA */
#define WM8995_HPOUT1R_ENA_WIDTH 1 /* HPOUT1R_ENA */
#define WM8995_BG_ENA 0x0001 /* BG_ENA */
#define WM8995_BG_ENA_MASK 0x0001 /* BG_ENA */
#define WM8995_BG_ENA_SHIFT 0 /* BG_ENA */
#define WM8995_BG_ENA_WIDTH 1 /* BG_ENA */
/*
* R2 (0x02) - Power Management (2)
*/
#define WM8995_OPCLK_ENA 0x0800 /* OPCLK_ENA */
#define WM8995_OPCLK_ENA_MASK 0x0800 /* OPCLK_ENA */
#define WM8995_OPCLK_ENA_SHIFT 11 /* OPCLK_ENA */
#define WM8995_OPCLK_ENA_WIDTH 1 /* OPCLK_ENA */
#define WM8995_IN1L_ENA 0x0020 /* IN1L_ENA */
#define WM8995_IN1L_ENA_MASK 0x0020 /* IN1L_ENA */
#define WM8995_IN1L_ENA_SHIFT 5 /* IN1L_ENA */
#define WM8995_IN1L_ENA_WIDTH 1 /* IN1L_ENA */
#define WM8995_IN1R_ENA 0x0010 /* IN1R_ENA */
#define WM8995_IN1R_ENA_MASK 0x0010 /* IN1R_ENA */
#define WM8995_IN1R_ENA_SHIFT 4 /* IN1R_ENA */
#define WM8995_IN1R_ENA_WIDTH 1 /* IN1R_ENA */
#define WM8995_LDO2_ENA 0x0002 /* LDO2_ENA */
#define WM8995_LDO2_ENA_MASK 0x0002 /* LDO2_ENA */
#define WM8995_LDO2_ENA_SHIFT 1 /* LDO2_ENA */
#define WM8995_LDO2_ENA_WIDTH 1 /* LDO2_ENA */
/*
* R3 (0x03) - Power Management (3)
*/
#define WM8995_AIF2ADCL_ENA 0x2000 /* AIF2ADCL_ENA */
#define WM8995_AIF2ADCL_ENA_MASK 0x2000 /* AIF2ADCL_ENA */
#define WM8995_AIF2ADCL_ENA_SHIFT 13 /* AIF2ADCL_ENA */
#define WM8995_AIF2ADCL_ENA_WIDTH 1 /* AIF2ADCL_ENA */
#define WM8995_AIF2ADCR_ENA 0x1000 /* AIF2ADCR_ENA */
#define WM8995_AIF2ADCR_ENA_MASK 0x1000 /* AIF2ADCR_ENA */
#define WM8995_AIF2ADCR_ENA_SHIFT 12 /* AIF2ADCR_ENA */
#define WM8995_AIF2ADCR_ENA_WIDTH 1 /* AIF2ADCR_ENA */
#define WM8995_AIF1ADC2L_ENA 0x0800 /* AIF1ADC2L_ENA */
#define WM8995_AIF1ADC2L_ENA_MASK 0x0800 /* AIF1ADC2L_ENA */
#define WM8995_AIF1ADC2L_ENA_SHIFT 11 /* AIF1ADC2L_ENA */
#define WM8995_AIF1ADC2L_ENA_WIDTH 1 /* AIF1ADC2L_ENA */
#define WM8995_AIF1ADC2R_ENA 0x0400 /* AIF1ADC2R_ENA */
#define WM8995_AIF1ADC2R_ENA_MASK 0x0400 /* AIF1ADC2R_ENA */
#define WM8995_AIF1ADC2R_ENA_SHIFT 10 /* AIF1ADC2R_ENA */
#define WM8995_AIF1ADC2R_ENA_WIDTH 1 /* AIF1ADC2R_ENA */
#define WM8995_AIF1ADC1L_ENA 0x0200 /* AIF1ADC1L_ENA */
#define WM8995_AIF1ADC1L_ENA_MASK 0x0200 /* AIF1ADC1L_ENA */
#define WM8995_AIF1ADC1L_ENA_SHIFT 9 /* AIF1ADC1L_ENA */
#define WM8995_AIF1ADC1L_ENA_WIDTH 1 /* AIF1ADC1L_ENA */
#define WM8995_AIF1ADC1R_ENA 0x0100 /* AIF1ADC1R_ENA */
#define WM8995_AIF1ADC1R_ENA_MASK 0x0100 /* AIF1ADC1R_ENA */
#define WM8995_AIF1ADC1R_ENA_SHIFT 8 /* AIF1ADC1R_ENA */
#define WM8995_AIF1ADC1R_ENA_WIDTH 1 /* AIF1ADC1R_ENA */
#define WM8995_DMIC3L_ENA 0x0080 /* DMIC3L_ENA */
#define WM8995_DMIC3L_ENA_MASK 0x0080 /* DMIC3L_ENA */
#define WM8995_DMIC3L_ENA_SHIFT 7 /* DMIC3L_ENA */
#define WM8995_DMIC3L_ENA_WIDTH 1 /* DMIC3L_ENA */
#define WM8995_DMIC3R_ENA 0x0040 /* DMIC3R_ENA */
#define WM8995_DMIC3R_ENA_MASK 0x0040 /* DMIC3R_ENA */
#define WM8995_DMIC3R_ENA_SHIFT 6 /* DMIC3R_ENA */
#define WM8995_DMIC3R_ENA_WIDTH 1 /* DMIC3R_ENA */
#define WM8995_DMIC2L_ENA 0x0020 /* DMIC2L_ENA */
#define WM8995_DMIC2L_ENA_MASK 0x0020 /* DMIC2L_ENA */
#define WM8995_DMIC2L_ENA_SHIFT 5 /* DMIC2L_ENA */
#define WM8995_DMIC2L_ENA_WIDTH 1 /* DMIC2L_ENA */
#define WM8995_DMIC2R_ENA 0x0010 /* DMIC2R_ENA */
#define WM8995_DMIC2R_ENA_MASK 0x0010 /* DMIC2R_ENA */
#define WM8995_DMIC2R_ENA_SHIFT 4 /* DMIC2R_ENA */
#define WM8995_DMIC2R_ENA_WIDTH 1 /* DMIC2R_ENA */
#define WM8995_DMIC1L_ENA 0x0008 /* DMIC1L_ENA */
#define WM8995_DMIC1L_ENA_MASK 0x0008 /* DMIC1L_ENA */
#define WM8995_DMIC1L_ENA_SHIFT 3 /* DMIC1L_ENA */
#define WM8995_DMIC1L_ENA_WIDTH 1 /* DMIC1L_ENA */
#define WM8995_DMIC1R_ENA 0x0004 /* DMIC1R_ENA */
#define WM8995_DMIC1R_ENA_MASK 0x0004 /* DMIC1R_ENA */
#define WM8995_DMIC1R_ENA_SHIFT 2 /* DMIC1R_ENA */
#define WM8995_DMIC1R_ENA_WIDTH 1 /* DMIC1R_ENA */
#define WM8995_ADCL_ENA 0x0002 /* ADCL_ENA */
#define WM8995_ADCL_ENA_MASK 0x0002 /* ADCL_ENA */
#define WM8995_ADCL_ENA_SHIFT 1 /* ADCL_ENA */
#define WM8995_ADCL_ENA_WIDTH 1 /* ADCL_ENA */
#define WM8995_ADCR_ENA 0x0001 /* ADCR_ENA */
#define WM8995_ADCR_ENA_MASK 0x0001 /* ADCR_ENA */
#define WM8995_ADCR_ENA_SHIFT 0 /* ADCR_ENA */
#define WM8995_ADCR_ENA_WIDTH 1 /* ADCR_ENA */
/*
* R4 (0x04) - Power Management (4)
*/
#define WM8995_AIF2DACL_ENA 0x2000 /* AIF2DACL_ENA */
#define WM8995_AIF2DACL_ENA_MASK 0x2000 /* AIF2DACL_ENA */
#define WM8995_AIF2DACL_ENA_SHIFT 13 /* AIF2DACL_ENA */
#define WM8995_AIF2DACL_ENA_WIDTH 1 /* AIF2DACL_ENA */
#define WM8995_AIF2DACR_ENA 0x1000 /* AIF2DACR_ENA */
#define WM8995_AIF2DACR_ENA_MASK 0x1000 /* AIF2DACR_ENA */
#define WM8995_AIF2DACR_ENA_SHIFT 12 /* AIF2DACR_ENA */
#define WM8995_AIF2DACR_ENA_WIDTH 1 /* AIF2DACR_ENA */
#define WM8995_AIF1DAC2L_ENA 0x0800 /* AIF1DAC2L_ENA */
#define WM8995_AIF1DAC2L_ENA_MASK 0x0800 /* AIF1DAC2L_ENA */
#define WM8995_AIF1DAC2L_ENA_SHIFT 11 /* AIF1DAC2L_ENA */
#define WM8995_AIF1DAC2L_ENA_WIDTH 1 /* AIF1DAC2L_ENA */
#define WM8995_AIF1DAC2R_ENA 0x0400 /* AIF1DAC2R_ENA */
#define WM8995_AIF1DAC2R_ENA_MASK 0x0400 /* AIF1DAC2R_ENA */
#define WM8995_AIF1DAC2R_ENA_SHIFT 10 /* AIF1DAC2R_ENA */
#define WM8995_AIF1DAC2R_ENA_WIDTH 1 /* AIF1DAC2R_ENA */
#define WM8995_AIF1DAC1L_ENA 0x0200 /* AIF1DAC1L_ENA */
#define WM8995_AIF1DAC1L_ENA_MASK 0x0200 /* AIF1DAC1L_ENA */
#define WM8995_AIF1DAC1L_ENA_SHIFT 9 /* AIF1DAC1L_ENA */
#define WM8995_AIF1DAC1L_ENA_WIDTH 1 /* AIF1DAC1L_ENA */
#define WM8995_AIF1DAC1R_ENA 0x0100 /* AIF1DAC1R_ENA */
#define WM8995_AIF1DAC1R_ENA_MASK 0x0100 /* AIF1DAC1R_ENA */
#define WM8995_AIF1DAC1R_ENA_SHIFT 8 /* AIF1DAC1R_ENA */
#define WM8995_AIF1DAC1R_ENA_WIDTH 1 /* AIF1DAC1R_ENA */
#define WM8995_DAC2L_ENA 0x0008 /* DAC2L_ENA */
#define WM8995_DAC2L_ENA_MASK 0x0008 /* DAC2L_ENA */
#define WM8995_DAC2L_ENA_SHIFT 3 /* DAC2L_ENA */
#define WM8995_DAC2L_ENA_WIDTH 1 /* DAC2L_ENA */
#define WM8995_DAC2R_ENA 0x0004 /* DAC2R_ENA */
#define WM8995_DAC2R_ENA_MASK 0x0004 /* DAC2R_ENA */
#define WM8995_DAC2R_ENA_SHIFT 2 /* DAC2R_ENA */
#define WM8995_DAC2R_ENA_WIDTH 1 /* DAC2R_ENA */
#define WM8995_DAC1L_ENA 0x0002 /* DAC1L_ENA */
#define WM8995_DAC1L_ENA_MASK 0x0002 /* DAC1L_ENA */
#define WM8995_DAC1L_ENA_SHIFT 1 /* DAC1L_ENA */
#define WM8995_DAC1L_ENA_WIDTH 1 /* DAC1L_ENA */
#define WM8995_DAC1R_ENA 0x0001 /* DAC1R_ENA */
#define WM8995_DAC1R_ENA_MASK 0x0001 /* DAC1R_ENA */
#define WM8995_DAC1R_ENA_SHIFT 0 /* DAC1R_ENA */
#define WM8995_DAC1R_ENA_WIDTH 1 /* DAC1R_ENA */
/*
* R5 (0x05) - Power Management (5)
*/
#define WM8995_DMIC_SRC2_MASK 0x0300 /* DMIC_SRC2 - [9:8] */
#define WM8995_DMIC_SRC2_SHIFT 8 /* DMIC_SRC2 - [9:8] */
#define WM8995_DMIC_SRC2_WIDTH 2 /* DMIC_SRC2 - [9:8] */
#define WM8995_DMIC_SRC1_MASK 0x00C0 /* DMIC_SRC1 - [7:6] */
#define WM8995_DMIC_SRC1_SHIFT 6 /* DMIC_SRC1 - [7:6] */
#define WM8995_DMIC_SRC1_WIDTH 2 /* DMIC_SRC1 - [7:6] */
#define WM8995_AIF3_TRI 0x0020 /* AIF3_TRI */
#define WM8995_AIF3_TRI_MASK 0x0020 /* AIF3_TRI */
#define WM8995_AIF3_TRI_SHIFT 5 /* AIF3_TRI */
#define WM8995_AIF3_TRI_WIDTH 1 /* AIF3_TRI */
#define WM8995_AIF3_ADCDAT_SRC_MASK 0x0018 /* AIF3_ADCDAT_SRC - [4:3] */
#define WM8995_AIF3_ADCDAT_SRC_SHIFT 3 /* AIF3_ADCDAT_SRC - [4:3] */
#define WM8995_AIF3_ADCDAT_SRC_WIDTH 2 /* AIF3_ADCDAT_SRC - [4:3] */
#define WM8995_AIF2_ADCDAT_SRC 0x0004 /* AIF2_ADCDAT_SRC */
#define WM8995_AIF2_ADCDAT_SRC_MASK 0x0004 /* AIF2_ADCDAT_SRC */
#define WM8995_AIF2_ADCDAT_SRC_SHIFT 2 /* AIF2_ADCDAT_SRC */
#define WM8995_AIF2_ADCDAT_SRC_WIDTH 1 /* AIF2_ADCDAT_SRC */
#define WM8995_AIF2_DACDAT_SRC 0x0002 /* AIF2_DACDAT_SRC */
#define WM8995_AIF2_DACDAT_SRC_MASK 0x0002 /* AIF2_DACDAT_SRC */
#define WM8995_AIF2_DACDAT_SRC_SHIFT 1 /* AIF2_DACDAT_SRC */
#define WM8995_AIF2_DACDAT_SRC_WIDTH 1 /* AIF2_DACDAT_SRC */
#define WM8995_AIF1_DACDAT_SRC 0x0001 /* AIF1_DACDAT_SRC */
#define WM8995_AIF1_DACDAT_SRC_MASK 0x0001 /* AIF1_DACDAT_SRC */
#define WM8995_AIF1_DACDAT_SRC_SHIFT 0 /* AIF1_DACDAT_SRC */
#define WM8995_AIF1_DACDAT_SRC_WIDTH 1 /* AIF1_DACDAT_SRC */
/*
* R16 (0x10) - Left Line Input 1 Volume
*/
#define WM8995_IN1_VU 0x0080 /* IN1_VU */
#define WM8995_IN1_VU_MASK 0x0080 /* IN1_VU */
#define WM8995_IN1_VU_SHIFT 7 /* IN1_VU */
#define WM8995_IN1_VU_WIDTH 1 /* IN1_VU */
#define WM8995_IN1L_ZC 0x0020 /* IN1L_ZC */
#define WM8995_IN1L_ZC_MASK 0x0020 /* IN1L_ZC */
#define WM8995_IN1L_ZC_SHIFT 5 /* IN1L_ZC */
#define WM8995_IN1L_ZC_WIDTH 1 /* IN1L_ZC */
#define WM8995_IN1L_VOL_MASK 0x001F /* IN1L_VOL - [4:0] */
#define WM8995_IN1L_VOL_SHIFT 0 /* IN1L_VOL - [4:0] */
#define WM8995_IN1L_VOL_WIDTH 5 /* IN1L_VOL - [4:0] */
/*
* R17 (0x11) - Right Line Input 1 Volume
*/
#define WM8995_IN1_VU 0x0080 /* IN1_VU */
#define WM8995_IN1_VU_MASK 0x0080 /* IN1_VU */
#define WM8995_IN1_VU_SHIFT 7 /* IN1_VU */
#define WM8995_IN1_VU_WIDTH 1 /* IN1_VU */
#define WM8995_IN1R_ZC 0x0020 /* IN1R_ZC */
#define WM8995_IN1R_ZC_MASK 0x0020 /* IN1R_ZC */
#define WM8995_IN1R_ZC_SHIFT 5 /* IN1R_ZC */
#define WM8995_IN1R_ZC_WIDTH 1 /* IN1R_ZC */
#define WM8995_IN1R_VOL_MASK 0x001F /* IN1R_VOL - [4:0] */
#define WM8995_IN1R_VOL_SHIFT 0 /* IN1R_VOL - [4:0] */
#define WM8995_IN1R_VOL_WIDTH 5 /* IN1R_VOL - [4:0] */
/*
* R18 (0x12) - Left Line Input Control
*/
#define WM8995_IN1L_BOOST_MASK 0x0030 /* IN1L_BOOST - [5:4] */
#define WM8995_IN1L_BOOST_SHIFT 4 /* IN1L_BOOST - [5:4] */
#define WM8995_IN1L_BOOST_WIDTH 2 /* IN1L_BOOST - [5:4] */
#define WM8995_IN1L_MODE_MASK 0x000C /* IN1L_MODE - [3:2] */
#define WM8995_IN1L_MODE_SHIFT 2 /* IN1L_MODE - [3:2] */
#define WM8995_IN1L_MODE_WIDTH 2 /* IN1L_MODE - [3:2] */
#define WM8995_IN1R_MODE_MASK 0x0003 /* IN1R_MODE - [1:0] */
#define WM8995_IN1R_MODE_SHIFT 0 /* IN1R_MODE - [1:0] */
#define WM8995_IN1R_MODE_WIDTH 2 /* IN1R_MODE - [1:0] */
/*
* R24 (0x18) - DAC1 Left Volume
*/
#define WM8995_DAC1L_MUTE 0x0200 /* DAC1L_MUTE */
#define WM8995_DAC1L_MUTE_MASK 0x0200 /* DAC1L_MUTE */
#define WM8995_DAC1L_MUTE_SHIFT 9 /* DAC1L_MUTE */
#define WM8995_DAC1L_MUTE_WIDTH 1 /* DAC1L_MUTE */
#define WM8995_DAC1_VU 0x0100 /* DAC1_VU */
#define WM8995_DAC1_VU_MASK 0x0100 /* DAC1_VU */
#define WM8995_DAC1_VU_SHIFT 8 /* DAC1_VU */
#define WM8995_DAC1_VU_WIDTH 1 /* DAC1_VU */
#define WM8995_DAC1L_VOL_MASK 0x00FF /* DAC1L_VOL - [7:0] */
#define WM8995_DAC1L_VOL_SHIFT 0 /* DAC1L_VOL - [7:0] */
#define WM8995_DAC1L_VOL_WIDTH 8 /* DAC1L_VOL - [7:0] */
/*
* R25 (0x19) - DAC1 Right Volume
*/
#define WM8995_DAC1R_MUTE 0x0200 /* DAC1R_MUTE */
#define WM8995_DAC1R_MUTE_MASK 0x0200 /* DAC1R_MUTE */
#define WM8995_DAC1R_MUTE_SHIFT 9 /* DAC1R_MUTE */
#define WM8995_DAC1R_MUTE_WIDTH 1 /* DAC1R_MUTE */
#define WM8995_DAC1_VU 0x0100 /* DAC1_VU */
#define WM8995_DAC1_VU_MASK 0x0100 /* DAC1_VU */
#define WM8995_DAC1_VU_SHIFT 8 /* DAC1_VU */
#define WM8995_DAC1_VU_WIDTH 1 /* DAC1_VU */
#define WM8995_DAC1R_VOL_MASK 0x00FF /* DAC1R_VOL - [7:0] */
#define WM8995_DAC1R_VOL_SHIFT 0 /* DAC1R_VOL - [7:0] */
#define WM8995_DAC1R_VOL_WIDTH 8 /* DAC1R_VOL - [7:0] */
/*
* R26 (0x1A) - DAC2 Left Volume
*/
#define WM8995_DAC2L_MUTE 0x0200 /* DAC2L_MUTE */
#define WM8995_DAC2L_MUTE_MASK 0x0200 /* DAC2L_MUTE */
#define WM8995_DAC2L_MUTE_SHIFT 9 /* DAC2L_MUTE */
#define WM8995_DAC2L_MUTE_WIDTH 1 /* DAC2L_MUTE */
#define WM8995_DAC2_VU 0x0100 /* DAC2_VU */
#define WM8995_DAC2_VU_MASK 0x0100 /* DAC2_VU */
#define WM8995_DAC2_VU_SHIFT 8 /* DAC2_VU */
#define WM8995_DAC2_VU_WIDTH 1 /* DAC2_VU */
#define WM8995_DAC2L_VOL_MASK 0x00FF /* DAC2L_VOL - [7:0] */
#define WM8995_DAC2L_VOL_SHIFT 0 /* DAC2L_VOL - [7:0] */
#define WM8995_DAC2L_VOL_WIDTH 8 /* DAC2L_VOL - [7:0] */
/*
* R27 (0x1B) - DAC2 Right Volume
*/
#define WM8995_DAC2R_MUTE 0x0200 /* DAC2R_MUTE */
#define WM8995_DAC2R_MUTE_MASK 0x0200 /* DAC2R_MUTE */
#define WM8995_DAC2R_MUTE_SHIFT 9 /* DAC2R_MUTE */
#define WM8995_DAC2R_MUTE_WIDTH 1 /* DAC2R_MUTE */
#define WM8995_DAC2_VU 0x0100 /* DAC2_VU */
#define WM8995_DAC2_VU_MASK 0x0100 /* DAC2_VU */
#define WM8995_DAC2_VU_SHIFT 8 /* DAC2_VU */
#define WM8995_DAC2_VU_WIDTH 1 /* DAC2_VU */
#define WM8995_DAC2R_VOL_MASK 0x00FF /* DAC2R_VOL - [7:0] */
#define WM8995_DAC2R_VOL_SHIFT 0 /* DAC2R_VOL - [7:0] */
#define WM8995_DAC2R_VOL_WIDTH 8 /* DAC2R_VOL - [7:0] */
/*
* R28 (0x1C) - Output Volume ZC (1)
*/
#define WM8995_HPOUT2L_ZC 0x0008 /* HPOUT2L_ZC */
#define WM8995_HPOUT2L_ZC_MASK 0x0008 /* HPOUT2L_ZC */
#define WM8995_HPOUT2L_ZC_SHIFT 3 /* HPOUT2L_ZC */
#define WM8995_HPOUT2L_ZC_WIDTH 1 /* HPOUT2L_ZC */
#define WM8995_HPOUT2R_ZC 0x0004 /* HPOUT2R_ZC */
#define WM8995_HPOUT2R_ZC_MASK 0x0004 /* HPOUT2R_ZC */
#define WM8995_HPOUT2R_ZC_SHIFT 2 /* HPOUT2R_ZC */
#define WM8995_HPOUT2R_ZC_WIDTH 1 /* HPOUT2R_ZC */
#define WM8995_HPOUT1L_ZC 0x0002 /* HPOUT1L_ZC */
#define WM8995_HPOUT1L_ZC_MASK 0x0002 /* HPOUT1L_ZC */
#define WM8995_HPOUT1L_ZC_SHIFT 1 /* HPOUT1L_ZC */
#define WM8995_HPOUT1L_ZC_WIDTH 1 /* HPOUT1L_ZC */
#define WM8995_HPOUT1R_ZC 0x0001 /* HPOUT1R_ZC */
#define WM8995_HPOUT1R_ZC_MASK 0x0001 /* HPOUT1R_ZC */
#define WM8995_HPOUT1R_ZC_SHIFT 0 /* HPOUT1R_ZC */
#define WM8995_HPOUT1R_ZC_WIDTH 1 /* HPOUT1R_ZC */
/*
* R32 (0x20) - MICBIAS (1)
*/
#define WM8995_MICB1_MODE 0x0008 /* MICB1_MODE */
#define WM8995_MICB1_MODE_MASK 0x0008 /* MICB1_MODE */
#define WM8995_MICB1_MODE_SHIFT 3 /* MICB1_MODE */
#define WM8995_MICB1_MODE_WIDTH 1 /* MICB1_MODE */
#define WM8995_MICB1_LVL_MASK 0x0006 /* MICB1_LVL - [2:1] */
#define WM8995_MICB1_LVL_SHIFT 1 /* MICB1_LVL - [2:1] */
#define WM8995_MICB1_LVL_WIDTH 2 /* MICB1_LVL - [2:1] */
#define WM8995_MICB1_DISCH 0x0001 /* MICB1_DISCH */
#define WM8995_MICB1_DISCH_MASK 0x0001 /* MICB1_DISCH */
#define WM8995_MICB1_DISCH_SHIFT 0 /* MICB1_DISCH */
#define WM8995_MICB1_DISCH_WIDTH 1 /* MICB1_DISCH */
/*
* R33 (0x21) - MICBIAS (2)
*/
#define WM8995_MICB2_MODE 0x0008 /* MICB2_MODE */
#define WM8995_MICB2_MODE_MASK 0x0008 /* MICB2_MODE */
#define WM8995_MICB2_MODE_SHIFT 3 /* MICB2_MODE */
#define WM8995_MICB2_MODE_WIDTH 1 /* MICB2_MODE */
#define WM8995_MICB2_LVL_MASK 0x0006 /* MICB2_LVL - [2:1] */
#define WM8995_MICB2_LVL_SHIFT 1 /* MICB2_LVL - [2:1] */
#define WM8995_MICB2_LVL_WIDTH 2 /* MICB2_LVL - [2:1] */
#define WM8995_MICB2_DISCH 0x0001 /* MICB2_DISCH */
#define WM8995_MICB2_DISCH_MASK 0x0001 /* MICB2_DISCH */
#define WM8995_MICB2_DISCH_SHIFT 0 /* MICB2_DISCH */
#define WM8995_MICB2_DISCH_WIDTH 1 /* MICB2_DISCH */
/*
* R40 (0x28) - LDO 1
*/
#define WM8995_LDO1_MODE 0x0020 /* LDO1_MODE */
#define WM8995_LDO1_MODE_MASK 0x0020 /* LDO1_MODE */
#define WM8995_LDO1_MODE_SHIFT 5 /* LDO1_MODE */
#define WM8995_LDO1_MODE_WIDTH 1 /* LDO1_MODE */
#define WM8995_LDO1_VSEL_MASK 0x0006 /* LDO1_VSEL - [2:1] */
#define WM8995_LDO1_VSEL_SHIFT 1 /* LDO1_VSEL - [2:1] */
#define WM8995_LDO1_VSEL_WIDTH 2 /* LDO1_VSEL - [2:1] */
#define WM8995_LDO1_DISCH 0x0001 /* LDO1_DISCH */
#define WM8995_LDO1_DISCH_MASK 0x0001 /* LDO1_DISCH */
#define WM8995_LDO1_DISCH_SHIFT 0 /* LDO1_DISCH */
#define WM8995_LDO1_DISCH_WIDTH 1 /* LDO1_DISCH */
/*
* R41 (0x29) - LDO 2
*/
#define WM8995_LDO2_MODE 0x0020 /* LDO2_MODE */
#define WM8995_LDO2_MODE_MASK 0x0020 /* LDO2_MODE */
#define WM8995_LDO2_MODE_SHIFT 5 /* LDO2_MODE */
#define WM8995_LDO2_MODE_WIDTH 1 /* LDO2_MODE */
#define WM8995_LDO2_VSEL_MASK 0x001E /* LDO2_VSEL - [4:1] */
#define WM8995_LDO2_VSEL_SHIFT 1 /* LDO2_VSEL - [4:1] */
#define WM8995_LDO2_VSEL_WIDTH 4 /* LDO2_VSEL - [4:1] */
#define WM8995_LDO2_DISCH 0x0001 /* LDO2_DISCH */
#define WM8995_LDO2_DISCH_MASK 0x0001 /* LDO2_DISCH */
#define WM8995_LDO2_DISCH_SHIFT 0 /* LDO2_DISCH */
#define WM8995_LDO2_DISCH_WIDTH 1 /* LDO2_DISCH */
/*
* R48 (0x30) - Accessory Detect Mode1
*/
#define WM8995_JD_MODE_MASK 0x0003 /* JD_MODE - [1:0] */
#define WM8995_JD_MODE_SHIFT 0 /* JD_MODE - [1:0] */
#define WM8995_JD_MODE_WIDTH 2 /* JD_MODE - [1:0] */
/*
* R49 (0x31) - Accessory Detect Mode2
*/
#define WM8995_VID_ENA 0x0001 /* VID_ENA */
#define WM8995_VID_ENA_MASK 0x0001 /* VID_ENA */
#define WM8995_VID_ENA_SHIFT 0 /* VID_ENA */
#define WM8995_VID_ENA_WIDTH 1 /* VID_ENA */
/*
* R52 (0x34) - Headphone Detect1
*/
#define WM8995_HP_RAMPRATE 0x0002 /* HP_RAMPRATE */
#define WM8995_HP_RAMPRATE_MASK 0x0002 /* HP_RAMPRATE */
#define WM8995_HP_RAMPRATE_SHIFT 1 /* HP_RAMPRATE */
#define WM8995_HP_RAMPRATE_WIDTH 1 /* HP_RAMPRATE */
#define WM8995_HP_POLL 0x0001 /* HP_POLL */
#define WM8995_HP_POLL_MASK 0x0001 /* HP_POLL */
#define WM8995_HP_POLL_SHIFT 0 /* HP_POLL */
#define WM8995_HP_POLL_WIDTH 1 /* HP_POLL */
/*
* R53 (0x35) - Headphone Detect2
*/
#define WM8995_HP_DONE 0x0080 /* HP_DONE */
#define WM8995_HP_DONE_MASK 0x0080 /* HP_DONE */
#define WM8995_HP_DONE_SHIFT 7 /* HP_DONE */
#define WM8995_HP_DONE_WIDTH 1 /* HP_DONE */
#define WM8995_HP_LVL_MASK 0x007F /* HP_LVL - [6:0] */
#define WM8995_HP_LVL_SHIFT 0 /* HP_LVL - [6:0] */
#define WM8995_HP_LVL_WIDTH 7 /* HP_LVL - [6:0] */
/*
* R56 (0x38) - Mic Detect (1)
*/
#define WM8995_MICD_RATE_MASK 0x7800 /* MICD_RATE - [14:11] */
#define WM8995_MICD_RATE_SHIFT 11 /* MICD_RATE - [14:11] */
#define WM8995_MICD_RATE_WIDTH 4 /* MICD_RATE - [14:11] */
#define WM8995_MICD_LVL_SEL_MASK 0x01F8 /* MICD_LVL_SEL - [8:3] */
#define WM8995_MICD_LVL_SEL_SHIFT 3 /* MICD_LVL_SEL - [8:3] */
#define WM8995_MICD_LVL_SEL_WIDTH 6 /* MICD_LVL_SEL - [8:3] */
#define WM8995_MICD_DBTIME 0x0002 /* MICD_DBTIME */
#define WM8995_MICD_DBTIME_MASK 0x0002 /* MICD_DBTIME */
#define WM8995_MICD_DBTIME_SHIFT 1 /* MICD_DBTIME */
#define WM8995_MICD_DBTIME_WIDTH 1 /* MICD_DBTIME */
#define WM8995_MICD_ENA 0x0001 /* MICD_ENA */
#define WM8995_MICD_ENA_MASK 0x0001 /* MICD_ENA */
#define WM8995_MICD_ENA_SHIFT 0 /* MICD_ENA */
#define WM8995_MICD_ENA_WIDTH 1 /* MICD_ENA */
/*
* R57 (0x39) - Mic Detect (2)
*/
#define WM8995_MICD_LVL_MASK 0x01FC /* MICD_LVL - [8:2] */
#define WM8995_MICD_LVL_SHIFT 2 /* MICD_LVL - [8:2] */
#define WM8995_MICD_LVL_WIDTH 7 /* MICD_LVL - [8:2] */
#define WM8995_MICD_VALID 0x0002 /* MICD_VALID */
#define WM8995_MICD_VALID_MASK 0x0002 /* MICD_VALID */
#define WM8995_MICD_VALID_SHIFT 1 /* MICD_VALID */
#define WM8995_MICD_VALID_WIDTH 1 /* MICD_VALID */
#define WM8995_MICD_STS 0x0001 /* MICD_STS */
#define WM8995_MICD_STS_MASK 0x0001 /* MICD_STS */
#define WM8995_MICD_STS_SHIFT 0 /* MICD_STS */
#define WM8995_MICD_STS_WIDTH 1 /* MICD_STS */
/*
* R64 (0x40) - Charge Pump (1)
*/
#define WM8995_CP_ENA 0x8000 /* CP_ENA */
#define WM8995_CP_ENA_MASK 0x8000 /* CP_ENA */
#define WM8995_CP_ENA_SHIFT 15 /* CP_ENA */
#define WM8995_CP_ENA_WIDTH 1 /* CP_ENA */
/*
* R69 (0x45) - Class W (1)
*/
#define WM8995_CP_DYN_SRC_SEL_MASK 0x0300 /* CP_DYN_SRC_SEL - [9:8] */
#define WM8995_CP_DYN_SRC_SEL_SHIFT 8 /* CP_DYN_SRC_SEL - [9:8] */
#define WM8995_CP_DYN_SRC_SEL_WIDTH 2 /* CP_DYN_SRC_SEL - [9:8] */
#define WM8995_CP_DYN_PWR 0x0001 /* CP_DYN_PWR */
#define WM8995_CP_DYN_PWR_MASK 0x0001 /* CP_DYN_PWR */
#define WM8995_CP_DYN_PWR_SHIFT 0 /* CP_DYN_PWR */
#define WM8995_CP_DYN_PWR_WIDTH 1 /* CP_DYN_PWR */
/*
* R80 (0x50) - DC Servo (1)
*/
#define WM8995_DCS_ENA_CHAN_3 0x0008 /* DCS_ENA_CHAN_3 */
#define WM8995_DCS_ENA_CHAN_3_MASK 0x0008 /* DCS_ENA_CHAN_3 */
#define WM8995_DCS_ENA_CHAN_3_SHIFT 3 /* DCS_ENA_CHAN_3 */
#define WM8995_DCS_ENA_CHAN_3_WIDTH 1 /* DCS_ENA_CHAN_3 */
#define WM8995_DCS_ENA_CHAN_2 0x0004 /* DCS_ENA_CHAN_2 */
#define WM8995_DCS_ENA_CHAN_2_MASK 0x0004 /* DCS_ENA_CHAN_2 */
#define WM8995_DCS_ENA_CHAN_2_SHIFT 2 /* DCS_ENA_CHAN_2 */
#define WM8995_DCS_ENA_CHAN_2_WIDTH 1 /* DCS_ENA_CHAN_2 */
#define WM8995_DCS_ENA_CHAN_1 0x0002 /* DCS_ENA_CHAN_1 */
#define WM8995_DCS_ENA_CHAN_1_MASK 0x0002 /* DCS_ENA_CHAN_1 */
#define WM8995_DCS_ENA_CHAN_1_SHIFT 1 /* DCS_ENA_CHAN_1 */
#define WM8995_DCS_ENA_CHAN_1_WIDTH 1 /* DCS_ENA_CHAN_1 */
#define WM8995_DCS_ENA_CHAN_0 0x0001 /* DCS_ENA_CHAN_0 */
#define WM8995_DCS_ENA_CHAN_0_MASK 0x0001 /* DCS_ENA_CHAN_0 */
#define WM8995_DCS_ENA_CHAN_0_SHIFT 0 /* DCS_ENA_CHAN_0 */
#define WM8995_DCS_ENA_CHAN_0_WIDTH 1 /* DCS_ENA_CHAN_0 */
/*
* R81 (0x51) - DC Servo (2)
*/
#define WM8995_DCS_TRIG_SINGLE_3 0x8000 /* DCS_TRIG_SINGLE_3 */
#define WM8995_DCS_TRIG_SINGLE_3_MASK 0x8000 /* DCS_TRIG_SINGLE_3 */
#define WM8995_DCS_TRIG_SINGLE_3_SHIFT 15 /* DCS_TRIG_SINGLE_3 */
#define WM8995_DCS_TRIG_SINGLE_3_WIDTH 1 /* DCS_TRIG_SINGLE_3 */
#define WM8995_DCS_TRIG_SINGLE_2 0x4000 /* DCS_TRIG_SINGLE_2 */
#define WM8995_DCS_TRIG_SINGLE_2_MASK 0x4000 /* DCS_TRIG_SINGLE_2 */
#define WM8995_DCS_TRIG_SINGLE_2_SHIFT 14 /* DCS_TRIG_SINGLE_2 */
#define WM8995_DCS_TRIG_SINGLE_2_WIDTH 1 /* DCS_TRIG_SINGLE_2 */
#define WM8995_DCS_TRIG_SINGLE_1 0x2000 /* DCS_TRIG_SINGLE_1 */
#define WM8995_DCS_TRIG_SINGLE_1_MASK 0x2000 /* DCS_TRIG_SINGLE_1 */
#define WM8995_DCS_TRIG_SINGLE_1_SHIFT 13 /* DCS_TRIG_SINGLE_1 */
#define WM8995_DCS_TRIG_SINGLE_1_WIDTH 1 /* DCS_TRIG_SINGLE_1 */
#define WM8995_DCS_TRIG_SINGLE_0 0x1000 /* DCS_TRIG_SINGLE_0 */
#define WM8995_DCS_TRIG_SINGLE_0_MASK 0x1000 /* DCS_TRIG_SINGLE_0 */
#define WM8995_DCS_TRIG_SINGLE_0_SHIFT 12 /* DCS_TRIG_SINGLE_0 */
#define WM8995_DCS_TRIG_SINGLE_0_WIDTH 1 /* DCS_TRIG_SINGLE_0 */
#define WM8995_DCS_TRIG_SERIES_3 0x0800 /* DCS_TRIG_SERIES_3 */
#define WM8995_DCS_TRIG_SERIES_3_MASK 0x0800 /* DCS_TRIG_SERIES_3 */
#define WM8995_DCS_TRIG_SERIES_3_SHIFT 11 /* DCS_TRIG_SERIES_3 */
#define WM8995_DCS_TRIG_SERIES_3_WIDTH 1 /* DCS_TRIG_SERIES_3 */
#define WM8995_DCS_TRIG_SERIES_2 0x0400 /* DCS_TRIG_SERIES_2 */
#define WM8995_DCS_TRIG_SERIES_2_MASK 0x0400 /* DCS_TRIG_SERIES_2 */
#define WM8995_DCS_TRIG_SERIES_2_SHIFT 10 /* DCS_TRIG_SERIES_2 */
#define WM8995_DCS_TRIG_SERIES_2_WIDTH 1 /* DCS_TRIG_SERIES_2 */
#define WM8995_DCS_TRIG_SERIES_1 0x0200 /* DCS_TRIG_SERIES_1 */
#define WM8995_DCS_TRIG_SERIES_1_MASK 0x0200 /* DCS_TRIG_SERIES_1 */
#define WM8995_DCS_TRIG_SERIES_1_SHIFT 9 /* DCS_TRIG_SERIES_1 */
#define WM8995_DCS_TRIG_SERIES_1_WIDTH 1 /* DCS_TRIG_SERIES_1 */
#define WM8995_DCS_TRIG_SERIES_0 0x0100 /* DCS_TRIG_SERIES_0 */
#define WM8995_DCS_TRIG_SERIES_0_MASK 0x0100 /* DCS_TRIG_SERIES_0 */
#define WM8995_DCS_TRIG_SERIES_0_SHIFT 8 /* DCS_TRIG_SERIES_0 */
#define WM8995_DCS_TRIG_SERIES_0_WIDTH 1 /* DCS_TRIG_SERIES_0 */
#define WM8995_DCS_TRIG_STARTUP_3 0x0080 /* DCS_TRIG_STARTUP_3 */
#define WM8995_DCS_TRIG_STARTUP_3_MASK 0x0080 /* DCS_TRIG_STARTUP_3 */
#define WM8995_DCS_TRIG_STARTUP_3_SHIFT 7 /* DCS_TRIG_STARTUP_3 */
#define WM8995_DCS_TRIG_STARTUP_3_WIDTH 1 /* DCS_TRIG_STARTUP_3 */
#define WM8995_DCS_TRIG_STARTUP_2 0x0040 /* DCS_TRIG_STARTUP_2 */
#define WM8995_DCS_TRIG_STARTUP_2_MASK 0x0040 /* DCS_TRIG_STARTUP_2 */
#define WM8995_DCS_TRIG_STARTUP_2_SHIFT 6 /* DCS_TRIG_STARTUP_2 */
#define WM8995_DCS_TRIG_STARTUP_2_WIDTH 1 /* DCS_TRIG_STARTUP_2 */
#define WM8995_DCS_TRIG_STARTUP_1 0x0020 /* DCS_TRIG_STARTUP_1 */
#define WM8995_DCS_TRIG_STARTUP_1_MASK 0x0020 /* DCS_TRIG_STARTUP_1 */
#define WM8995_DCS_TRIG_STARTUP_1_SHIFT 5 /* DCS_TRIG_STARTUP_1 */
#define WM8995_DCS_TRIG_STARTUP_1_WIDTH 1 /* DCS_TRIG_STARTUP_1 */
#define WM8995_DCS_TRIG_STARTUP_0 0x0010 /* DCS_TRIG_STARTUP_0 */
#define WM8995_DCS_TRIG_STARTUP_0_MASK 0x0010 /* DCS_TRIG_STARTUP_0 */
#define WM8995_DCS_TRIG_STARTUP_0_SHIFT 4 /* DCS_TRIG_STARTUP_0 */
#define WM8995_DCS_TRIG_STARTUP_0_WIDTH 1 /* DCS_TRIG_STARTUP_0 */
#define WM8995_DCS_TRIG_DAC_WR_3 0x0008 /* DCS_TRIG_DAC_WR_3 */
#define WM8995_DCS_TRIG_DAC_WR_3_MASK 0x0008 /* DCS_TRIG_DAC_WR_3 */
#define WM8995_DCS_TRIG_DAC_WR_3_SHIFT 3 /* DCS_TRIG_DAC_WR_3 */
#define WM8995_DCS_TRIG_DAC_WR_3_WIDTH 1 /* DCS_TRIG_DAC_WR_3 */
#define WM8995_DCS_TRIG_DAC_WR_2 0x0004 /* DCS_TRIG_DAC_WR_2 */
#define WM8995_DCS_TRIG_DAC_WR_2_MASK 0x0004 /* DCS_TRIG_DAC_WR_2 */
#define WM8995_DCS_TRIG_DAC_WR_2_SHIFT 2 /* DCS_TRIG_DAC_WR_2 */
#define WM8995_DCS_TRIG_DAC_WR_2_WIDTH 1 /* DCS_TRIG_DAC_WR_2 */
#define WM8995_DCS_TRIG_DAC_WR_1 0x0002 /* DCS_TRIG_DAC_WR_1 */
#define WM8995_DCS_TRIG_DAC_WR_1_MASK 0x0002 /* DCS_TRIG_DAC_WR_1 */
#define WM8995_DCS_TRIG_DAC_WR_1_SHIFT 1 /* DCS_TRIG_DAC_WR_1 */
#define WM8995_DCS_TRIG_DAC_WR_1_WIDTH 1 /* DCS_TRIG_DAC_WR_1 */
#define WM8995_DCS_TRIG_DAC_WR_0 0x0001 /* DCS_TRIG_DAC_WR_0 */
#define WM8995_DCS_TRIG_DAC_WR_0_MASK 0x0001 /* DCS_TRIG_DAC_WR_0 */
#define WM8995_DCS_TRIG_DAC_WR_0_SHIFT 0 /* DCS_TRIG_DAC_WR_0 */
#define WM8995_DCS_TRIG_DAC_WR_0_WIDTH 1 /* DCS_TRIG_DAC_WR_0 */
/*
* R82 (0x52) - DC Servo (3)
*/
#define WM8995_DCS_TIMER_PERIOD_23_MASK 0x0F00 /* DCS_TIMER_PERIOD_23 - [11:8] */
#define WM8995_DCS_TIMER_PERIOD_23_SHIFT 8 /* DCS_TIMER_PERIOD_23 - [11:8] */
#define WM8995_DCS_TIMER_PERIOD_23_WIDTH 4 /* DCS_TIMER_PERIOD_23 - [11:8] */
#define WM8995_DCS_TIMER_PERIOD_01_MASK 0x000F /* DCS_TIMER_PERIOD_01 - [3:0] */
#define WM8995_DCS_TIMER_PERIOD_01_SHIFT 0 /* DCS_TIMER_PERIOD_01 - [3:0] */
#define WM8995_DCS_TIMER_PERIOD_01_WIDTH 4 /* DCS_TIMER_PERIOD_01 - [3:0] */
/*
* R84 (0x54) - DC Servo (5)
*/
#define WM8995_DCS_SERIES_NO_23_MASK 0x7F00 /* DCS_SERIES_NO_23 - [14:8] */
#define WM8995_DCS_SERIES_NO_23_SHIFT 8 /* DCS_SERIES_NO_23 - [14:8] */
#define WM8995_DCS_SERIES_NO_23_WIDTH 7 /* DCS_SERIES_NO_23 - [14:8] */
#define WM8995_DCS_SERIES_NO_01_MASK 0x007F /* DCS_SERIES_NO_01 - [6:0] */
#define WM8995_DCS_SERIES_NO_01_SHIFT 0 /* DCS_SERIES_NO_01 - [6:0] */
#define WM8995_DCS_SERIES_NO_01_WIDTH 7 /* DCS_SERIES_NO_01 - [6:0] */
/*
* R85 (0x55) - DC Servo (6)
*/
#define WM8995_DCS_DAC_WR_VAL_3_MASK 0xFF00 /* DCS_DAC_WR_VAL_3 - [15:8] */
#define WM8995_DCS_DAC_WR_VAL_3_SHIFT 8 /* DCS_DAC_WR_VAL_3 - [15:8] */
#define WM8995_DCS_DAC_WR_VAL_3_WIDTH 8 /* DCS_DAC_WR_VAL_3 - [15:8] */
#define WM8995_DCS_DAC_WR_VAL_2_MASK 0x00FF /* DCS_DAC_WR_VAL_2 - [7:0] */
#define WM8995_DCS_DAC_WR_VAL_2_SHIFT 0 /* DCS_DAC_WR_VAL_2 - [7:0] */
#define WM8995_DCS_DAC_WR_VAL_2_WIDTH 8 /* DCS_DAC_WR_VAL_2 - [7:0] */
/*
* R86 (0x56) - DC Servo (7)
*/
#define WM8995_DCS_DAC_WR_VAL_1_MASK 0xFF00 /* DCS_DAC_WR_VAL_1 - [15:8] */
#define WM8995_DCS_DAC_WR_VAL_1_SHIFT 8 /* DCS_DAC_WR_VAL_1 - [15:8] */
#define WM8995_DCS_DAC_WR_VAL_1_WIDTH 8 /* DCS_DAC_WR_VAL_1 - [15:8] */
#define WM8995_DCS_DAC_WR_VAL_0_MASK 0x00FF /* DCS_DAC_WR_VAL_0 - [7:0] */
#define WM8995_DCS_DAC_WR_VAL_0_SHIFT 0 /* DCS_DAC_WR_VAL_0 - [7:0] */
#define WM8995_DCS_DAC_WR_VAL_0_WIDTH 8 /* DCS_DAC_WR_VAL_0 - [7:0] */
/*
* R87 (0x57) - DC Servo Readback 0
*/
#define WM8995_DCS_CAL_COMPLETE_MASK 0x0F00 /* DCS_CAL_COMPLETE - [11:8] */
#define WM8995_DCS_CAL_COMPLETE_SHIFT 8 /* DCS_CAL_COMPLETE - [11:8] */
#define WM8995_DCS_CAL_COMPLETE_WIDTH 4 /* DCS_CAL_COMPLETE - [11:8] */
#define WM8995_DCS_DAC_WR_COMPLETE_MASK 0x00F0 /* DCS_DAC_WR_COMPLETE - [7:4] */
#define WM8995_DCS_DAC_WR_COMPLETE_SHIFT 4 /* DCS_DAC_WR_COMPLETE - [7:4] */
#define WM8995_DCS_DAC_WR_COMPLETE_WIDTH 4 /* DCS_DAC_WR_COMPLETE - [7:4] */
#define WM8995_DCS_STARTUP_COMPLETE_MASK 0x000F /* DCS_STARTUP_COMPLETE - [3:0] */
#define WM8995_DCS_STARTUP_COMPLETE_SHIFT 0 /* DCS_STARTUP_COMPLETE - [3:0] */
#define WM8995_DCS_STARTUP_COMPLETE_WIDTH 4 /* DCS_STARTUP_COMPLETE - [3:0] */
/*
* R96 (0x60) - Analogue HP (1)
*/
#define WM8995_HPOUT1L_RMV_SHORT 0x0080 /* HPOUT1L_RMV_SHORT */
#define WM8995_HPOUT1L_RMV_SHORT_MASK 0x0080 /* HPOUT1L_RMV_SHORT */
#define WM8995_HPOUT1L_RMV_SHORT_SHIFT 7 /* HPOUT1L_RMV_SHORT */
#define WM8995_HPOUT1L_RMV_SHORT_WIDTH 1 /* HPOUT1L_RMV_SHORT */
#define WM8995_HPOUT1L_OUTP 0x0040 /* HPOUT1L_OUTP */
#define WM8995_HPOUT1L_OUTP_MASK 0x0040 /* HPOUT1L_OUTP */
#define WM8995_HPOUT1L_OUTP_SHIFT 6 /* HPOUT1L_OUTP */
#define WM8995_HPOUT1L_OUTP_WIDTH 1 /* HPOUT1L_OUTP */
#define WM8995_HPOUT1L_DLY 0x0020 /* HPOUT1L_DLY */
#define WM8995_HPOUT1L_DLY_MASK 0x0020 /* HPOUT1L_DLY */
#define WM8995_HPOUT1L_DLY_SHIFT 5 /* HPOUT1L_DLY */
#define WM8995_HPOUT1L_DLY_WIDTH 1 /* HPOUT1L_DLY */
#define WM8995_HPOUT1R_RMV_SHORT 0x0008 /* HPOUT1R_RMV_SHORT */
#define WM8995_HPOUT1R_RMV_SHORT_MASK 0x0008 /* HPOUT1R_RMV_SHORT */
#define WM8995_HPOUT1R_RMV_SHORT_SHIFT 3 /* HPOUT1R_RMV_SHORT */
#define WM8995_HPOUT1R_RMV_SHORT_WIDTH 1 /* HPOUT1R_RMV_SHORT */
#define WM8995_HPOUT1R_OUTP 0x0004 /* HPOUT1R_OUTP */
#define WM8995_HPOUT1R_OUTP_MASK 0x0004 /* HPOUT1R_OUTP */
#define WM8995_HPOUT1R_OUTP_SHIFT 2 /* HPOUT1R_OUTP */
#define WM8995_HPOUT1R_OUTP_WIDTH 1 /* HPOUT1R_OUTP */
#define WM8995_HPOUT1R_DLY 0x0002 /* HPOUT1R_DLY */
#define WM8995_HPOUT1R_DLY_MASK 0x0002 /* HPOUT1R_DLY */
#define WM8995_HPOUT1R_DLY_SHIFT 1 /* HPOUT1R_DLY */
#define WM8995_HPOUT1R_DLY_WIDTH 1 /* HPOUT1R_DLY */
/*
* R97 (0x61) - Analogue HP (2)
*/
#define WM8995_HPOUT2L_RMV_SHORT 0x0080 /* HPOUT2L_RMV_SHORT */
#define WM8995_HPOUT2L_RMV_SHORT_MASK 0x0080 /* HPOUT2L_RMV_SHORT */
#define WM8995_HPOUT2L_RMV_SHORT_SHIFT 7 /* HPOUT2L_RMV_SHORT */
#define WM8995_HPOUT2L_RMV_SHORT_WIDTH 1 /* HPOUT2L_RMV_SHORT */
#define WM8995_HPOUT2L_OUTP 0x0040 /* HPOUT2L_OUTP */
#define WM8995_HPOUT2L_OUTP_MASK 0x0040 /* HPOUT2L_OUTP */
#define WM8995_HPOUT2L_OUTP_SHIFT 6 /* HPOUT2L_OUTP */
#define WM8995_HPOUT2L_OUTP_WIDTH 1 /* HPOUT2L_OUTP */
#define WM8995_HPOUT2L_DLY 0x0020 /* HPOUT2L_DLY */
#define WM8995_HPOUT2L_DLY_MASK 0x0020 /* HPOUT2L_DLY */
#define WM8995_HPOUT2L_DLY_SHIFT 5 /* HPOUT2L_DLY */
#define WM8995_HPOUT2L_DLY_WIDTH 1 /* HPOUT2L_DLY */
#define WM8995_HPOUT2R_RMV_SHORT 0x0008 /* HPOUT2R_RMV_SHORT */
#define WM8995_HPOUT2R_RMV_SHORT_MASK 0x0008 /* HPOUT2R_RMV_SHORT */
#define WM8995_HPOUT2R_RMV_SHORT_SHIFT 3 /* HPOUT2R_RMV_SHORT */
#define WM8995_HPOUT2R_RMV_SHORT_WIDTH 1 /* HPOUT2R_RMV_SHORT */
#define WM8995_HPOUT2R_OUTP 0x0004 /* HPOUT2R_OUTP */
#define WM8995_HPOUT2R_OUTP_MASK 0x0004 /* HPOUT2R_OUTP */
#define WM8995_HPOUT2R_OUTP_SHIFT 2 /* HPOUT2R_OUTP */
#define WM8995_HPOUT2R_OUTP_WIDTH 1 /* HPOUT2R_OUTP */
#define WM8995_HPOUT2R_DLY 0x0002 /* HPOUT2R_DLY */
#define WM8995_HPOUT2R_DLY_MASK 0x0002 /* HPOUT2R_DLY */
#define WM8995_HPOUT2R_DLY_SHIFT 1 /* HPOUT2R_DLY */
#define WM8995_HPOUT2R_DLY_WIDTH 1 /* HPOUT2R_DLY */
/*
* R256 (0x100) - Chip Revision
*/
#define WM8995_CHIP_REV_MASK 0x000F /* CHIP_REV - [3:0] */
#define WM8995_CHIP_REV_SHIFT 0 /* CHIP_REV - [3:0] */
#define WM8995_CHIP_REV_WIDTH 4 /* CHIP_REV - [3:0] */
/*
* R257 (0x101) - Control Interface (1)
*/
#define WM8995_REG_SYNC 0x8000 /* REG_SYNC */
#define WM8995_REG_SYNC_MASK 0x8000 /* REG_SYNC */
#define WM8995_REG_SYNC_SHIFT 15 /* REG_SYNC */
#define WM8995_REG_SYNC_WIDTH 1 /* REG_SYNC */
#define WM8995_SPI_CONTRD 0x0040 /* SPI_CONTRD */
#define WM8995_SPI_CONTRD_MASK 0x0040 /* SPI_CONTRD */
#define WM8995_SPI_CONTRD_SHIFT 6 /* SPI_CONTRD */
#define WM8995_SPI_CONTRD_WIDTH 1 /* SPI_CONTRD */
#define WM8995_SPI_4WIRE 0x0020 /* SPI_4WIRE */
#define WM8995_SPI_4WIRE_MASK 0x0020 /* SPI_4WIRE */
#define WM8995_SPI_4WIRE_SHIFT 5 /* SPI_4WIRE */
#define WM8995_SPI_4WIRE_WIDTH 1 /* SPI_4WIRE */
#define WM8995_SPI_CFG 0x0010 /* SPI_CFG */
#define WM8995_SPI_CFG_MASK 0x0010 /* SPI_CFG */
#define WM8995_SPI_CFG_SHIFT 4 /* SPI_CFG */
#define WM8995_SPI_CFG_WIDTH 1 /* SPI_CFG */
#define WM8995_AUTO_INC 0x0004 /* AUTO_INC */
#define WM8995_AUTO_INC_MASK 0x0004 /* AUTO_INC */
#define WM8995_AUTO_INC_SHIFT 2 /* AUTO_INC */
#define WM8995_AUTO_INC_WIDTH 1 /* AUTO_INC */
/*
* R258 (0x102) - Control Interface (2)
*/
#define WM8995_CTRL_IF_SRC 0x0001 /* CTRL_IF_SRC */
#define WM8995_CTRL_IF_SRC_MASK 0x0001 /* CTRL_IF_SRC */
#define WM8995_CTRL_IF_SRC_SHIFT 0 /* CTRL_IF_SRC */
#define WM8995_CTRL_IF_SRC_WIDTH 1 /* CTRL_IF_SRC */
/*
* R272 (0x110) - Write Sequencer Ctrl (1)
*/
#define WM8995_WSEQ_ENA 0x8000 /* WSEQ_ENA */
#define WM8995_WSEQ_ENA_MASK 0x8000 /* WSEQ_ENA */
#define WM8995_WSEQ_ENA_SHIFT 15 /* WSEQ_ENA */
#define WM8995_WSEQ_ENA_WIDTH 1 /* WSEQ_ENA */
#define WM8995_WSEQ_ABORT 0x0200 /* WSEQ_ABORT */
#define WM8995_WSEQ_ABORT_MASK 0x0200 /* WSEQ_ABORT */
#define WM8995_WSEQ_ABORT_SHIFT 9 /* WSEQ_ABORT */
#define WM8995_WSEQ_ABORT_WIDTH 1 /* WSEQ_ABORT */
#define WM8995_WSEQ_START 0x0100 /* WSEQ_START */
#define WM8995_WSEQ_START_MASK 0x0100 /* WSEQ_START */
#define WM8995_WSEQ_START_SHIFT 8 /* WSEQ_START */
#define WM8995_WSEQ_START_WIDTH 1 /* WSEQ_START */
#define WM8995_WSEQ_START_INDEX_MASK 0x007F /* WSEQ_START_INDEX - [6:0] */
#define WM8995_WSEQ_START_INDEX_SHIFT 0 /* WSEQ_START_INDEX - [6:0] */
#define WM8995_WSEQ_START_INDEX_WIDTH 7 /* WSEQ_START_INDEX - [6:0] */
/*
* R273 (0x111) - Write Sequencer Ctrl (2)
*/
#define WM8995_WSEQ_BUSY 0x0100 /* WSEQ_BUSY */
#define WM8995_WSEQ_BUSY_MASK 0x0100 /* WSEQ_BUSY */
#define WM8995_WSEQ_BUSY_SHIFT 8 /* WSEQ_BUSY */
#define WM8995_WSEQ_BUSY_WIDTH 1 /* WSEQ_BUSY */
#define WM8995_WSEQ_CURRENT_INDEX_MASK 0x007F /* WSEQ_CURRENT_INDEX - [6:0] */
#define WM8995_WSEQ_CURRENT_INDEX_SHIFT 0 /* WSEQ_CURRENT_INDEX - [6:0] */
#define WM8995_WSEQ_CURRENT_INDEX_WIDTH 7 /* WSEQ_CURRENT_INDEX - [6:0] */
/*
* R512 (0x200) - AIF1 Clocking (1)
*/
#define WM8995_AIF1CLK_SRC_MASK 0x0018 /* AIF1CLK_SRC - [4:3] */
#define WM8995_AIF1CLK_SRC_SHIFT 3 /* AIF1CLK_SRC - [4:3] */
#define WM8995_AIF1CLK_SRC_WIDTH 2 /* AIF1CLK_SRC - [4:3] */
#define WM8995_AIF1CLK_INV 0x0004 /* AIF1CLK_INV */
#define WM8995_AIF1CLK_INV_MASK 0x0004 /* AIF1CLK_INV */
#define WM8995_AIF1CLK_INV_SHIFT 2 /* AIF1CLK_INV */
#define WM8995_AIF1CLK_INV_WIDTH 1 /* AIF1CLK_INV */
#define WM8995_AIF1CLK_DIV 0x0002 /* AIF1CLK_DIV */
#define WM8995_AIF1CLK_DIV_MASK 0x0002 /* AIF1CLK_DIV */
#define WM8995_AIF1CLK_DIV_SHIFT 1 /* AIF1CLK_DIV */
#define WM8995_AIF1CLK_DIV_WIDTH 1 /* AIF1CLK_DIV */
#define WM8995_AIF1CLK_ENA 0x0001 /* AIF1CLK_ENA */
#define WM8995_AIF1CLK_ENA_MASK 0x0001 /* AIF1CLK_ENA */
#define WM8995_AIF1CLK_ENA_SHIFT 0 /* AIF1CLK_ENA */
#define WM8995_AIF1CLK_ENA_WIDTH 1 /* AIF1CLK_ENA */
/*
* R513 (0x201) - AIF1 Clocking (2)
*/
#define WM8995_AIF1DAC_DIV_MASK 0x0038 /* AIF1DAC_DIV - [5:3] */
#define WM8995_AIF1DAC_DIV_SHIFT 3 /* AIF1DAC_DIV - [5:3] */
#define WM8995_AIF1DAC_DIV_WIDTH 3 /* AIF1DAC_DIV - [5:3] */
#define WM8995_AIF1ADC_DIV_MASK 0x0007 /* AIF1ADC_DIV - [2:0] */
#define WM8995_AIF1ADC_DIV_SHIFT 0 /* AIF1ADC_DIV - [2:0] */
#define WM8995_AIF1ADC_DIV_WIDTH 3 /* AIF1ADC_DIV - [2:0] */
/*
* R516 (0x204) - AIF2 Clocking (1)
*/
#define WM8995_AIF2CLK_SRC_MASK 0x0018 /* AIF2CLK_SRC - [4:3] */
#define WM8995_AIF2CLK_SRC_SHIFT 3 /* AIF2CLK_SRC - [4:3] */
#define WM8995_AIF2CLK_SRC_WIDTH 2 /* AIF2CLK_SRC - [4:3] */
#define WM8995_AIF2CLK_INV 0x0004 /* AIF2CLK_INV */
#define WM8995_AIF2CLK_INV_MASK 0x0004 /* AIF2CLK_INV */
#define WM8995_AIF2CLK_INV_SHIFT 2 /* AIF2CLK_INV */
#define WM8995_AIF2CLK_INV_WIDTH 1 /* AIF2CLK_INV */
#define WM8995_AIF2CLK_DIV 0x0002 /* AIF2CLK_DIV */
#define WM8995_AIF2CLK_DIV_MASK 0x0002 /* AIF2CLK_DIV */
#define WM8995_AIF2CLK_DIV_SHIFT 1 /* AIF2CLK_DIV */
#define WM8995_AIF2CLK_DIV_WIDTH 1 /* AIF2CLK_DIV */
#define WM8995_AIF2CLK_ENA 0x0001 /* AIF2CLK_ENA */
#define WM8995_AIF2CLK_ENA_MASK 0x0001 /* AIF2CLK_ENA */
#define WM8995_AIF2CLK_ENA_SHIFT 0 /* AIF2CLK_ENA */
#define WM8995_AIF2CLK_ENA_WIDTH 1 /* AIF2CLK_ENA */
/*
* R517 (0x205) - AIF2 Clocking (2)
*/
#define WM8995_AIF2DAC_DIV_MASK 0x0038 /* AIF2DAC_DIV - [5:3] */
#define WM8995_AIF2DAC_DIV_SHIFT 3 /* AIF2DAC_DIV - [5:3] */
#define WM8995_AIF2DAC_DIV_WIDTH 3 /* AIF2DAC_DIV - [5:3] */
#define WM8995_AIF2ADC_DIV_MASK 0x0007 /* AIF2ADC_DIV - [2:0] */
#define WM8995_AIF2ADC_DIV_SHIFT 0 /* AIF2ADC_DIV - [2:0] */
#define WM8995_AIF2ADC_DIV_WIDTH 3 /* AIF2ADC_DIV - [2:0] */
/*
* R520 (0x208) - Clocking (1)
*/
#define WM8995_LFCLK_ENA 0x0020 /* LFCLK_ENA */
#define WM8995_LFCLK_ENA_MASK 0x0020 /* LFCLK_ENA */
#define WM8995_LFCLK_ENA_SHIFT 5 /* LFCLK_ENA */
#define WM8995_LFCLK_ENA_WIDTH 1 /* LFCLK_ENA */
#define WM8995_TOCLK_ENA 0x0010 /* TOCLK_ENA */
#define WM8995_TOCLK_ENA_MASK 0x0010 /* TOCLK_ENA */
#define WM8995_TOCLK_ENA_SHIFT 4 /* TOCLK_ENA */
#define WM8995_TOCLK_ENA_WIDTH 1 /* TOCLK_ENA */
#define WM8995_AIF1DSPCLK_ENA 0x0008 /* AIF1DSPCLK_ENA */
#define WM8995_AIF1DSPCLK_ENA_MASK 0x0008 /* AIF1DSPCLK_ENA */
#define WM8995_AIF1DSPCLK_ENA_SHIFT 3 /* AIF1DSPCLK_ENA */
#define WM8995_AIF1DSPCLK_ENA_WIDTH 1 /* AIF1DSPCLK_ENA */
#define WM8995_AIF2DSPCLK_ENA 0x0004 /* AIF2DSPCLK_ENA */
#define WM8995_AIF2DSPCLK_ENA_MASK 0x0004 /* AIF2DSPCLK_ENA */
#define WM8995_AIF2DSPCLK_ENA_SHIFT 2 /* AIF2DSPCLK_ENA */
#define WM8995_AIF2DSPCLK_ENA_WIDTH 1 /* AIF2DSPCLK_ENA */
#define WM8995_SYSDSPCLK_ENA 0x0002 /* SYSDSPCLK_ENA */
#define WM8995_SYSDSPCLK_ENA_MASK 0x0002 /* SYSDSPCLK_ENA */
#define WM8995_SYSDSPCLK_ENA_SHIFT 1 /* SYSDSPCLK_ENA */
#define WM8995_SYSDSPCLK_ENA_WIDTH 1 /* SYSDSPCLK_ENA */
#define WM8995_SYSCLK_SRC 0x0001 /* SYSCLK_SRC */
#define WM8995_SYSCLK_SRC_MASK 0x0001 /* SYSCLK_SRC */
#define WM8995_SYSCLK_SRC_SHIFT 0 /* SYSCLK_SRC */
#define WM8995_SYSCLK_SRC_WIDTH 1 /* SYSCLK_SRC */
/*
* R521 (0x209) - Clocking (2)
*/
#define WM8995_TOCLK_DIV_MASK 0x0700 /* TOCLK_DIV - [10:8] */
#define WM8995_TOCLK_DIV_SHIFT 8 /* TOCLK_DIV - [10:8] */
#define WM8995_TOCLK_DIV_WIDTH 3 /* TOCLK_DIV - [10:8] */
#define WM8995_DBCLK_DIV_MASK 0x00F0 /* DBCLK_DIV - [7:4] */
#define WM8995_DBCLK_DIV_SHIFT 4 /* DBCLK_DIV - [7:4] */
#define WM8995_DBCLK_DIV_WIDTH 4 /* DBCLK_DIV - [7:4] */
#define WM8995_OPCLK_DIV_MASK 0x0007 /* OPCLK_DIV - [2:0] */
#define WM8995_OPCLK_DIV_SHIFT 0 /* OPCLK_DIV - [2:0] */
#define WM8995_OPCLK_DIV_WIDTH 3 /* OPCLK_DIV - [2:0] */
/*
* R528 (0x210) - AIF1 Rate
*/
#define WM8995_AIF1_SR_MASK 0x00F0 /* AIF1_SR - [7:4] */
#define WM8995_AIF1_SR_SHIFT 4 /* AIF1_SR - [7:4] */
#define WM8995_AIF1_SR_WIDTH 4 /* AIF1_SR - [7:4] */
#define WM8995_AIF1CLK_RATE_MASK 0x000F /* AIF1CLK_RATE - [3:0] */
#define WM8995_AIF1CLK_RATE_SHIFT 0 /* AIF1CLK_RATE - [3:0] */
#define WM8995_AIF1CLK_RATE_WIDTH 4 /* AIF1CLK_RATE - [3:0] */
/*
* R529 (0x211) - AIF2 Rate
*/
#define WM8995_AIF2_SR_MASK 0x00F0 /* AIF2_SR - [7:4] */
#define WM8995_AIF2_SR_SHIFT 4 /* AIF2_SR - [7:4] */
#define WM8995_AIF2_SR_WIDTH 4 /* AIF2_SR - [7:4] */
#define WM8995_AIF2CLK_RATE_MASK 0x000F /* AIF2CLK_RATE - [3:0] */
#define WM8995_AIF2CLK_RATE_SHIFT 0 /* AIF2CLK_RATE - [3:0] */
#define WM8995_AIF2CLK_RATE_WIDTH 4 /* AIF2CLK_RATE - [3:0] */
/*
* R530 (0x212) - Rate Status
*/
#define WM8995_SR_ERROR_MASK 0x000F /* SR_ERROR - [3:0] */
#define WM8995_SR_ERROR_SHIFT 0 /* SR_ERROR - [3:0] */
#define WM8995_SR_ERROR_WIDTH 4 /* SR_ERROR - [3:0] */
/*
* R544 (0x220) - FLL1 Control (1)
*/
#define WM8995_FLL1_OSC_ENA 0x0002 /* FLL1_OSC_ENA */
#define WM8995_FLL1_OSC_ENA_MASK 0x0002 /* FLL1_OSC_ENA */
#define WM8995_FLL1_OSC_ENA_SHIFT 1 /* FLL1_OSC_ENA */
#define WM8995_FLL1_OSC_ENA_WIDTH 1 /* FLL1_OSC_ENA */
#define WM8995_FLL1_ENA 0x0001 /* FLL1_ENA */
#define WM8995_FLL1_ENA_MASK 0x0001 /* FLL1_ENA */
#define WM8995_FLL1_ENA_SHIFT 0 /* FLL1_ENA */
#define WM8995_FLL1_ENA_WIDTH 1 /* FLL1_ENA */
/*
* R545 (0x221) - FLL1 Control (2)
*/
#define WM8995_FLL1_OUTDIV_MASK 0x3F00 /* FLL1_OUTDIV - [13:8] */
#define WM8995_FLL1_OUTDIV_SHIFT 8 /* FLL1_OUTDIV - [13:8] */
#define WM8995_FLL1_OUTDIV_WIDTH 6 /* FLL1_OUTDIV - [13:8] */
#define WM8995_FLL1_CTRL_RATE_MASK 0x0070 /* FLL1_CTRL_RATE - [6:4] */
#define WM8995_FLL1_CTRL_RATE_SHIFT 4 /* FLL1_CTRL_RATE - [6:4] */
#define WM8995_FLL1_CTRL_RATE_WIDTH 3 /* FLL1_CTRL_RATE - [6:4] */
#define WM8995_FLL1_FRATIO_MASK 0x0007 /* FLL1_FRATIO - [2:0] */
#define WM8995_FLL1_FRATIO_SHIFT 0 /* FLL1_FRATIO - [2:0] */
#define WM8995_FLL1_FRATIO_WIDTH 3 /* FLL1_FRATIO - [2:0] */
/*
* R546 (0x222) - FLL1 Control (3)
*/
#define WM8995_FLL1_K_MASK 0xFFFF /* FLL1_K - [15:0] */
#define WM8995_FLL1_K_SHIFT 0 /* FLL1_K - [15:0] */
#define WM8995_FLL1_K_WIDTH 16 /* FLL1_K - [15:0] */
/*
* R547 (0x223) - FLL1 Control (4)
*/
#define WM8995_FLL1_N_MASK 0x7FE0 /* FLL1_N - [14:5] */
#define WM8995_FLL1_N_SHIFT 5 /* FLL1_N - [14:5] */
#define WM8995_FLL1_N_WIDTH 10 /* FLL1_N - [14:5] */
#define WM8995_FLL1_LOOP_GAIN_MASK 0x000F /* FLL1_LOOP_GAIN - [3:0] */
#define WM8995_FLL1_LOOP_GAIN_SHIFT 0 /* FLL1_LOOP_GAIN - [3:0] */
#define WM8995_FLL1_LOOP_GAIN_WIDTH 4 /* FLL1_LOOP_GAIN - [3:0] */
/*
* R548 (0x224) - FLL1 Control (5)
*/
#define WM8995_FLL1_FRC_NCO_VAL_MASK 0x1F80 /* FLL1_FRC_NCO_VAL - [12:7] */
#define WM8995_FLL1_FRC_NCO_VAL_SHIFT 7 /* FLL1_FRC_NCO_VAL - [12:7] */
#define WM8995_FLL1_FRC_NCO_VAL_WIDTH 6 /* FLL1_FRC_NCO_VAL - [12:7] */
#define WM8995_FLL1_FRC_NCO 0x0040 /* FLL1_FRC_NCO */
#define WM8995_FLL1_FRC_NCO_MASK 0x0040 /* FLL1_FRC_NCO */
#define WM8995_FLL1_FRC_NCO_SHIFT 6 /* FLL1_FRC_NCO */
#define WM8995_FLL1_FRC_NCO_WIDTH 1 /* FLL1_FRC_NCO */
#define WM8995_FLL1_REFCLK_DIV_MASK 0x0018 /* FLL1_REFCLK_DIV - [4:3] */
#define WM8995_FLL1_REFCLK_DIV_SHIFT 3 /* FLL1_REFCLK_DIV - [4:3] */
#define WM8995_FLL1_REFCLK_DIV_WIDTH 2 /* FLL1_REFCLK_DIV - [4:3] */
#define WM8995_FLL1_REFCLK_SRC_MASK 0x0003 /* FLL1_REFCLK_SRC - [1:0] */
#define WM8995_FLL1_REFCLK_SRC_SHIFT 0 /* FLL1_REFCLK_SRC - [1:0] */
#define WM8995_FLL1_REFCLK_SRC_WIDTH 2 /* FLL1_REFCLK_SRC - [1:0] */
/*
* R576 (0x240) - FLL2 Control (1)
*/
#define WM8995_FLL2_OSC_ENA 0x0002 /* FLL2_OSC_ENA */
#define WM8995_FLL2_OSC_ENA_MASK 0x0002 /* FLL2_OSC_ENA */
#define WM8995_FLL2_OSC_ENA_SHIFT 1 /* FLL2_OSC_ENA */
#define WM8995_FLL2_OSC_ENA_WIDTH 1 /* FLL2_OSC_ENA */
#define WM8995_FLL2_ENA 0x0001 /* FLL2_ENA */
#define WM8995_FLL2_ENA_MASK 0x0001 /* FLL2_ENA */
#define WM8995_FLL2_ENA_SHIFT 0 /* FLL2_ENA */
#define WM8995_FLL2_ENA_WIDTH 1 /* FLL2_ENA */
/*
* R577 (0x241) - FLL2 Control (2)
*/
#define WM8995_FLL2_OUTDIV_MASK 0x3F00 /* FLL2_OUTDIV - [13:8] */
#define WM8995_FLL2_OUTDIV_SHIFT 8 /* FLL2_OUTDIV - [13:8] */
#define WM8995_FLL2_OUTDIV_WIDTH 6 /* FLL2_OUTDIV - [13:8] */
#define WM8995_FLL2_CTRL_RATE_MASK 0x0070 /* FLL2_CTRL_RATE - [6:4] */
#define WM8995_FLL2_CTRL_RATE_SHIFT 4 /* FLL2_CTRL_RATE - [6:4] */
#define WM8995_FLL2_CTRL_RATE_WIDTH 3 /* FLL2_CTRL_RATE - [6:4] */
#define WM8995_FLL2_FRATIO_MASK 0x0007 /* FLL2_FRATIO - [2:0] */
#define WM8995_FLL2_FRATIO_SHIFT 0 /* FLL2_FRATIO - [2:0] */
#define WM8995_FLL2_FRATIO_WIDTH 3 /* FLL2_FRATIO - [2:0] */
/*
* R578 (0x242) - FLL2 Control (3)
*/
#define WM8995_FLL2_K_MASK 0xFFFF /* FLL2_K - [15:0] */
#define WM8995_FLL2_K_SHIFT 0 /* FLL2_K - [15:0] */
#define WM8995_FLL2_K_WIDTH 16 /* FLL2_K - [15:0] */
/*
* R579 (0x243) - FLL2 Control (4)
*/
#define WM8995_FLL2_N_MASK 0x7FE0 /* FLL2_N - [14:5] */
#define WM8995_FLL2_N_SHIFT 5 /* FLL2_N - [14:5] */
#define WM8995_FLL2_N_WIDTH 10 /* FLL2_N - [14:5] */
#define WM8995_FLL2_LOOP_GAIN_MASK 0x000F /* FLL2_LOOP_GAIN - [3:0] */
#define WM8995_FLL2_LOOP_GAIN_SHIFT 0 /* FLL2_LOOP_GAIN - [3:0] */
#define WM8995_FLL2_LOOP_GAIN_WIDTH 4 /* FLL2_LOOP_GAIN - [3:0] */
/*
* R580 (0x244) - FLL2 Control (5)
*/
#define WM8995_FLL2_FRC_NCO_VAL_MASK 0x1F80 /* FLL2_FRC_NCO_VAL - [12:7] */
#define WM8995_FLL2_FRC_NCO_VAL_SHIFT 7 /* FLL2_FRC_NCO_VAL - [12:7] */
#define WM8995_FLL2_FRC_NCO_VAL_WIDTH 6 /* FLL2_FRC_NCO_VAL - [12:7] */
#define WM8995_FLL2_FRC_NCO 0x0040 /* FLL2_FRC_NCO */
#define WM8995_FLL2_FRC_NCO_MASK 0x0040 /* FLL2_FRC_NCO */
#define WM8995_FLL2_FRC_NCO_SHIFT 6 /* FLL2_FRC_NCO */
#define WM8995_FLL2_FRC_NCO_WIDTH 1 /* FLL2_FRC_NCO */
#define WM8995_FLL2_REFCLK_DIV_MASK 0x0018 /* FLL2_REFCLK_DIV - [4:3] */
#define WM8995_FLL2_REFCLK_DIV_SHIFT 3 /* FLL2_REFCLK_DIV - [4:3] */
#define WM8995_FLL2_REFCLK_DIV_WIDTH 2 /* FLL2_REFCLK_DIV - [4:3] */
#define WM8995_FLL2_REFCLK_SRC_MASK 0x0003 /* FLL2_REFCLK_SRC - [1:0] */
#define WM8995_FLL2_REFCLK_SRC_SHIFT 0 /* FLL2_REFCLK_SRC - [1:0] */
#define WM8995_FLL2_REFCLK_SRC_WIDTH 2 /* FLL2_REFCLK_SRC - [1:0] */
/*
* R768 (0x300) - AIF1 Control (1)
*/
#define WM8995_AIF1ADCL_SRC 0x8000 /* AIF1ADCL_SRC */
#define WM8995_AIF1ADCL_SRC_MASK 0x8000 /* AIF1ADCL_SRC */
#define WM8995_AIF1ADCL_SRC_SHIFT 15 /* AIF1ADCL_SRC */
#define WM8995_AIF1ADCL_SRC_WIDTH 1 /* AIF1ADCL_SRC */
#define WM8995_AIF1ADCR_SRC 0x4000 /* AIF1ADCR_SRC */
#define WM8995_AIF1ADCR_SRC_MASK 0x4000 /* AIF1ADCR_SRC */
#define WM8995_AIF1ADCR_SRC_SHIFT 14 /* AIF1ADCR_SRC */
#define WM8995_AIF1ADCR_SRC_WIDTH 1 /* AIF1ADCR_SRC */
#define WM8995_AIF1ADC_TDM 0x2000 /* AIF1ADC_TDM */
#define WM8995_AIF1ADC_TDM_MASK 0x2000 /* AIF1ADC_TDM */
#define WM8995_AIF1ADC_TDM_SHIFT 13 /* AIF1ADC_TDM */
#define WM8995_AIF1ADC_TDM_WIDTH 1 /* AIF1ADC_TDM */
#define WM8995_AIF1_BCLK_INV 0x0100 /* AIF1_BCLK_INV */
#define WM8995_AIF1_BCLK_INV_MASK 0x0100 /* AIF1_BCLK_INV */
#define WM8995_AIF1_BCLK_INV_SHIFT 8 /* AIF1_BCLK_INV */
#define WM8995_AIF1_BCLK_INV_WIDTH 1 /* AIF1_BCLK_INV */
#define WM8995_AIF1_LRCLK_INV 0x0080 /* AIF1_LRCLK_INV */
#define WM8995_AIF1_LRCLK_INV_MASK 0x0080 /* AIF1_LRCLK_INV */
#define WM8995_AIF1_LRCLK_INV_SHIFT 7 /* AIF1_LRCLK_INV */
#define WM8995_AIF1_LRCLK_INV_WIDTH 1 /* AIF1_LRCLK_INV */
#define WM8995_AIF1_WL_MASK 0x0060 /* AIF1_WL - [6:5] */
#define WM8995_AIF1_WL_SHIFT 5 /* AIF1_WL - [6:5] */
#define WM8995_AIF1_WL_WIDTH 2 /* AIF1_WL - [6:5] */
#define WM8995_AIF1_FMT_MASK 0x0018 /* AIF1_FMT - [4:3] */
#define WM8995_AIF1_FMT_SHIFT 3 /* AIF1_FMT - [4:3] */
#define WM8995_AIF1_FMT_WIDTH 2 /* AIF1_FMT - [4:3] */
/*
* R769 (0x301) - AIF1 Control (2)
*/
#define WM8995_AIF1DACL_SRC 0x8000 /* AIF1DACL_SRC */
#define WM8995_AIF1DACL_SRC_MASK 0x8000 /* AIF1DACL_SRC */
#define WM8995_AIF1DACL_SRC_SHIFT 15 /* AIF1DACL_SRC */
#define WM8995_AIF1DACL_SRC_WIDTH 1 /* AIF1DACL_SRC */
#define WM8995_AIF1DACR_SRC 0x4000 /* AIF1DACR_SRC */
#define WM8995_AIF1DACR_SRC_MASK 0x4000 /* AIF1DACR_SRC */
#define WM8995_AIF1DACR_SRC_SHIFT 14 /* AIF1DACR_SRC */
#define WM8995_AIF1DACR_SRC_WIDTH 1 /* AIF1DACR_SRC */
#define WM8995_AIF1DAC_BOOST_MASK 0x0C00 /* AIF1DAC_BOOST - [11:10] */
#define WM8995_AIF1DAC_BOOST_SHIFT 10 /* AIF1DAC_BOOST - [11:10] */
#define WM8995_AIF1DAC_BOOST_WIDTH 2 /* AIF1DAC_BOOST - [11:10] */
#define WM8995_AIF1DAC_COMP 0x0010 /* AIF1DAC_COMP */
#define WM8995_AIF1DAC_COMP_MASK 0x0010 /* AIF1DAC_COMP */
#define WM8995_AIF1DAC_COMP_SHIFT 4 /* AIF1DAC_COMP */
#define WM8995_AIF1DAC_COMP_WIDTH 1 /* AIF1DAC_COMP */
#define WM8995_AIF1DAC_COMPMODE 0x0008 /* AIF1DAC_COMPMODE */
#define WM8995_AIF1DAC_COMPMODE_MASK 0x0008 /* AIF1DAC_COMPMODE */
#define WM8995_AIF1DAC_COMPMODE_SHIFT 3 /* AIF1DAC_COMPMODE */
#define WM8995_AIF1DAC_COMPMODE_WIDTH 1 /* AIF1DAC_COMPMODE */
#define WM8995_AIF1ADC_COMP 0x0004 /* AIF1ADC_COMP */
#define WM8995_AIF1ADC_COMP_MASK 0x0004 /* AIF1ADC_COMP */
#define WM8995_AIF1ADC_COMP_SHIFT 2 /* AIF1ADC_COMP */
#define WM8995_AIF1ADC_COMP_WIDTH 1 /* AIF1ADC_COMP */
#define WM8995_AIF1ADC_COMPMODE 0x0002 /* AIF1ADC_COMPMODE */
#define WM8995_AIF1ADC_COMPMODE_MASK 0x0002 /* AIF1ADC_COMPMODE */
#define WM8995_AIF1ADC_COMPMODE_SHIFT 1 /* AIF1ADC_COMPMODE */
#define WM8995_AIF1ADC_COMPMODE_WIDTH 1 /* AIF1ADC_COMPMODE */
#define WM8995_AIF1_LOOPBACK 0x0001 /* AIF1_LOOPBACK */
#define WM8995_AIF1_LOOPBACK_MASK 0x0001 /* AIF1_LOOPBACK */
#define WM8995_AIF1_LOOPBACK_SHIFT 0 /* AIF1_LOOPBACK */
#define WM8995_AIF1_LOOPBACK_WIDTH 1 /* AIF1_LOOPBACK */
/*
* R770 (0x302) - AIF1 Master/Slave
*/
#define WM8995_AIF1_TRI 0x8000 /* AIF1_TRI */
#define WM8995_AIF1_TRI_MASK 0x8000 /* AIF1_TRI */
#define WM8995_AIF1_TRI_SHIFT 15 /* AIF1_TRI */
#define WM8995_AIF1_TRI_WIDTH 1 /* AIF1_TRI */
#define WM8995_AIF1_MSTR 0x4000 /* AIF1_MSTR */
#define WM8995_AIF1_MSTR_MASK 0x4000 /* AIF1_MSTR */
#define WM8995_AIF1_MSTR_SHIFT 14 /* AIF1_MSTR */
#define WM8995_AIF1_MSTR_WIDTH 1 /* AIF1_MSTR */
#define WM8995_AIF1_CLK_FRC 0x2000 /* AIF1_CLK_FRC */
#define WM8995_AIF1_CLK_FRC_MASK 0x2000 /* AIF1_CLK_FRC */
#define WM8995_AIF1_CLK_FRC_SHIFT 13 /* AIF1_CLK_FRC */
#define WM8995_AIF1_CLK_FRC_WIDTH 1 /* AIF1_CLK_FRC */
#define WM8995_AIF1_LRCLK_FRC 0x1000 /* AIF1_LRCLK_FRC */
#define WM8995_AIF1_LRCLK_FRC_MASK 0x1000 /* AIF1_LRCLK_FRC */
#define WM8995_AIF1_LRCLK_FRC_SHIFT 12 /* AIF1_LRCLK_FRC */
#define WM8995_AIF1_LRCLK_FRC_WIDTH 1 /* AIF1_LRCLK_FRC */
/*
* R771 (0x303) - AIF1 BCLK
*/
#define WM8995_AIF1_BCLK_DIV_MASK 0x00F0 /* AIF1_BCLK_DIV - [7:4] */
#define WM8995_AIF1_BCLK_DIV_SHIFT 4 /* AIF1_BCLK_DIV - [7:4] */
#define WM8995_AIF1_BCLK_DIV_WIDTH 4 /* AIF1_BCLK_DIV - [7:4] */
/*
* R772 (0x304) - AIF1ADC LRCLK
*/
#define WM8995_AIF1ADC_LRCLK_DIR 0x0800 /* AIF1ADC_LRCLK_DIR */
#define WM8995_AIF1ADC_LRCLK_DIR_MASK 0x0800 /* AIF1ADC_LRCLK_DIR */
#define WM8995_AIF1ADC_LRCLK_DIR_SHIFT 11 /* AIF1ADC_LRCLK_DIR */
#define WM8995_AIF1ADC_LRCLK_DIR_WIDTH 1 /* AIF1ADC_LRCLK_DIR */
#define WM8995_AIF1ADC_RATE_MASK 0x07FF /* AIF1ADC_RATE - [10:0] */
#define WM8995_AIF1ADC_RATE_SHIFT 0 /* AIF1ADC_RATE - [10:0] */
#define WM8995_AIF1ADC_RATE_WIDTH 11 /* AIF1ADC_RATE - [10:0] */
/*
* R773 (0x305) - AIF1DAC LRCLK
*/
#define WM8995_AIF1DAC_LRCLK_DIR 0x0800 /* AIF1DAC_LRCLK_DIR */
#define WM8995_AIF1DAC_LRCLK_DIR_MASK 0x0800 /* AIF1DAC_LRCLK_DIR */
#define WM8995_AIF1DAC_LRCLK_DIR_SHIFT 11 /* AIF1DAC_LRCLK_DIR */
#define WM8995_AIF1DAC_LRCLK_DIR_WIDTH 1 /* AIF1DAC_LRCLK_DIR */
#define WM8995_AIF1DAC_RATE_MASK 0x07FF /* AIF1DAC_RATE - [10:0] */
#define WM8995_AIF1DAC_RATE_SHIFT 0 /* AIF1DAC_RATE - [10:0] */
#define WM8995_AIF1DAC_RATE_WIDTH 11 /* AIF1DAC_RATE - [10:0] */
/*
* R774 (0x306) - AIF1DAC Data
*/
#define WM8995_AIF1DACL_DAT_INV 0x0002 /* AIF1DACL_DAT_INV */
#define WM8995_AIF1DACL_DAT_INV_MASK 0x0002 /* AIF1DACL_DAT_INV */
#define WM8995_AIF1DACL_DAT_INV_SHIFT 1 /* AIF1DACL_DAT_INV */
#define WM8995_AIF1DACL_DAT_INV_WIDTH 1 /* AIF1DACL_DAT_INV */
#define WM8995_AIF1DACR_DAT_INV 0x0001 /* AIF1DACR_DAT_INV */
#define WM8995_AIF1DACR_DAT_INV_MASK 0x0001 /* AIF1DACR_DAT_INV */
#define WM8995_AIF1DACR_DAT_INV_SHIFT 0 /* AIF1DACR_DAT_INV */
#define WM8995_AIF1DACR_DAT_INV_WIDTH 1 /* AIF1DACR_DAT_INV */
/*
* R775 (0x307) - AIF1ADC Data
*/
#define WM8995_AIF1ADCL_DAT_INV 0x0002 /* AIF1ADCL_DAT_INV */
#define WM8995_AIF1ADCL_DAT_INV_MASK 0x0002 /* AIF1ADCL_DAT_INV */
#define WM8995_AIF1ADCL_DAT_INV_SHIFT 1 /* AIF1ADCL_DAT_INV */
#define WM8995_AIF1ADCL_DAT_INV_WIDTH 1 /* AIF1ADCL_DAT_INV */
#define WM8995_AIF1ADCR_DAT_INV 0x0001 /* AIF1ADCR_DAT_INV */
#define WM8995_AIF1ADCR_DAT_INV_MASK 0x0001 /* AIF1ADCR_DAT_INV */
#define WM8995_AIF1ADCR_DAT_INV_SHIFT 0 /* AIF1ADCR_DAT_INV */
#define WM8995_AIF1ADCR_DAT_INV_WIDTH 1 /* AIF1ADCR_DAT_INV */
/*
* R784 (0x310) - AIF2 Control (1)
*/
#define WM8995_AIF2ADCL_SRC 0x8000 /* AIF2ADCL_SRC */
#define WM8995_AIF2ADCL_SRC_MASK 0x8000 /* AIF2ADCL_SRC */
#define WM8995_AIF2ADCL_SRC_SHIFT 15 /* AIF2ADCL_SRC */
#define WM8995_AIF2ADCL_SRC_WIDTH 1 /* AIF2ADCL_SRC */
#define WM8995_AIF2ADCR_SRC 0x4000 /* AIF2ADCR_SRC */
#define WM8995_AIF2ADCR_SRC_MASK 0x4000 /* AIF2ADCR_SRC */
#define WM8995_AIF2ADCR_SRC_SHIFT 14 /* AIF2ADCR_SRC */
#define WM8995_AIF2ADCR_SRC_WIDTH 1 /* AIF2ADCR_SRC */
#define WM8995_AIF2ADC_TDM 0x2000 /* AIF2ADC_TDM */
#define WM8995_AIF2ADC_TDM_MASK 0x2000 /* AIF2ADC_TDM */
#define WM8995_AIF2ADC_TDM_SHIFT 13 /* AIF2ADC_TDM */
#define WM8995_AIF2ADC_TDM_WIDTH 1 /* AIF2ADC_TDM */
#define WM8995_AIF2ADC_TDM_CHAN 0x1000 /* AIF2ADC_TDM_CHAN */
#define WM8995_AIF2ADC_TDM_CHAN_MASK 0x1000 /* AIF2ADC_TDM_CHAN */
#define WM8995_AIF2ADC_TDM_CHAN_SHIFT 12 /* AIF2ADC_TDM_CHAN */
#define WM8995_AIF2ADC_TDM_CHAN_WIDTH 1 /* AIF2ADC_TDM_CHAN */
#define WM8995_AIF2_BCLK_INV 0x0100 /* AIF2_BCLK_INV */
#define WM8995_AIF2_BCLK_INV_MASK 0x0100 /* AIF2_BCLK_INV */
#define WM8995_AIF2_BCLK_INV_SHIFT 8 /* AIF2_BCLK_INV */
#define WM8995_AIF2_BCLK_INV_WIDTH 1 /* AIF2_BCLK_INV */
#define WM8995_AIF2_LRCLK_INV 0x0080 /* AIF2_LRCLK_INV */
#define WM8995_AIF2_LRCLK_INV_MASK 0x0080 /* AIF2_LRCLK_INV */
#define WM8995_AIF2_LRCLK_INV_SHIFT 7 /* AIF2_LRCLK_INV */
#define WM8995_AIF2_LRCLK_INV_WIDTH 1 /* AIF2_LRCLK_INV */
#define WM8995_AIF2_WL_MASK 0x0060 /* AIF2_WL - [6:5] */
#define WM8995_AIF2_WL_SHIFT 5 /* AIF2_WL - [6:5] */
#define WM8995_AIF2_WL_WIDTH 2 /* AIF2_WL - [6:5] */
#define WM8995_AIF2_FMT_MASK 0x0018 /* AIF2_FMT - [4:3] */
#define WM8995_AIF2_FMT_SHIFT 3 /* AIF2_FMT - [4:3] */
#define WM8995_AIF2_FMT_WIDTH 2 /* AIF2_FMT - [4:3] */
/*
* R785 (0x311) - AIF2 Control (2)
*/
#define WM8995_AIF2DACL_SRC 0x8000 /* AIF2DACL_SRC */
#define WM8995_AIF2DACL_SRC_MASK 0x8000 /* AIF2DACL_SRC */
#define WM8995_AIF2DACL_SRC_SHIFT 15 /* AIF2DACL_SRC */
#define WM8995_AIF2DACL_SRC_WIDTH 1 /* AIF2DACL_SRC */
#define WM8995_AIF2DACR_SRC 0x4000 /* AIF2DACR_SRC */
#define WM8995_AIF2DACR_SRC_MASK 0x4000 /* AIF2DACR_SRC */
#define WM8995_AIF2DACR_SRC_SHIFT 14 /* AIF2DACR_SRC */
#define WM8995_AIF2DACR_SRC_WIDTH 1 /* AIF2DACR_SRC */
#define WM8995_AIF2DAC_TDM 0x2000 /* AIF2DAC_TDM */
#define WM8995_AIF2DAC_TDM_MASK 0x2000 /* AIF2DAC_TDM */
#define WM8995_AIF2DAC_TDM_SHIFT 13 /* AIF2DAC_TDM */
#define WM8995_AIF2DAC_TDM_WIDTH 1 /* AIF2DAC_TDM */
#define WM8995_AIF2DAC_TDM_CHAN 0x1000 /* AIF2DAC_TDM_CHAN */
#define WM8995_AIF2DAC_TDM_CHAN_MASK 0x1000 /* AIF2DAC_TDM_CHAN */
#define WM8995_AIF2DAC_TDM_CHAN_SHIFT 12 /* AIF2DAC_TDM_CHAN */
#define WM8995_AIF2DAC_TDM_CHAN_WIDTH 1 /* AIF2DAC_TDM_CHAN */
#define WM8995_AIF2DAC_BOOST_MASK 0x0C00 /* AIF2DAC_BOOST - [11:10] */
#define WM8995_AIF2DAC_BOOST_SHIFT 10 /* AIF2DAC_BOOST - [11:10] */
#define WM8995_AIF2DAC_BOOST_WIDTH 2 /* AIF2DAC_BOOST - [11:10] */
#define WM8995_AIF2DAC_COMP 0x0010 /* AIF2DAC_COMP */
#define WM8995_AIF2DAC_COMP_MASK 0x0010 /* AIF2DAC_COMP */
#define WM8995_AIF2DAC_COMP_SHIFT 4 /* AIF2DAC_COMP */
#define WM8995_AIF2DAC_COMP_WIDTH 1 /* AIF2DAC_COMP */
#define WM8995_AIF2DAC_COMPMODE 0x0008 /* AIF2DAC_COMPMODE */
#define WM8995_AIF2DAC_COMPMODE_MASK 0x0008 /* AIF2DAC_COMPMODE */
#define WM8995_AIF2DAC_COMPMODE_SHIFT 3 /* AIF2DAC_COMPMODE */
#define WM8995_AIF2DAC_COMPMODE_WIDTH 1 /* AIF2DAC_COMPMODE */
#define WM8995_AIF2ADC_COMP 0x0004 /* AIF2ADC_COMP */
#define WM8995_AIF2ADC_COMP_MASK 0x0004 /* AIF2ADC_COMP */
#define WM8995_AIF2ADC_COMP_SHIFT 2 /* AIF2ADC_COMP */
#define WM8995_AIF2ADC_COMP_WIDTH 1 /* AIF2ADC_COMP */
#define WM8995_AIF2ADC_COMPMODE 0x0002 /* AIF2ADC_COMPMODE */
#define WM8995_AIF2ADC_COMPMODE_MASK 0x0002 /* AIF2ADC_COMPMODE */
#define WM8995_AIF2ADC_COMPMODE_SHIFT 1 /* AIF2ADC_COMPMODE */
#define WM8995_AIF2ADC_COMPMODE_WIDTH 1 /* AIF2ADC_COMPMODE */
#define WM8995_AIF2_LOOPBACK 0x0001 /* AIF2_LOOPBACK */
#define WM8995_AIF2_LOOPBACK_MASK 0x0001 /* AIF2_LOOPBACK */
#define WM8995_AIF2_LOOPBACK_SHIFT 0 /* AIF2_LOOPBACK */
#define WM8995_AIF2_LOOPBACK_WIDTH 1 /* AIF2_LOOPBACK */
/*
* R786 (0x312) - AIF2 Master/Slave
*/
#define WM8995_AIF2_TRI 0x8000 /* AIF2_TRI */
#define WM8995_AIF2_TRI_MASK 0x8000 /* AIF2_TRI */
#define WM8995_AIF2_TRI_SHIFT 15 /* AIF2_TRI */
#define WM8995_AIF2_TRI_WIDTH 1 /* AIF2_TRI */
#define WM8995_AIF2_MSTR 0x4000 /* AIF2_MSTR */
#define WM8995_AIF2_MSTR_MASK 0x4000 /* AIF2_MSTR */
#define WM8995_AIF2_MSTR_SHIFT 14 /* AIF2_MSTR */
#define WM8995_AIF2_MSTR_WIDTH 1 /* AIF2_MSTR */
#define WM8995_AIF2_CLK_FRC 0x2000 /* AIF2_CLK_FRC */
#define WM8995_AIF2_CLK_FRC_MASK 0x2000 /* AIF2_CLK_FRC */
#define WM8995_AIF2_CLK_FRC_SHIFT 13 /* AIF2_CLK_FRC */
#define WM8995_AIF2_CLK_FRC_WIDTH 1 /* AIF2_CLK_FRC */
#define WM8995_AIF2_LRCLK_FRC 0x1000 /* AIF2_LRCLK_FRC */
#define WM8995_AIF2_LRCLK_FRC_MASK 0x1000 /* AIF2_LRCLK_FRC */
#define WM8995_AIF2_LRCLK_FRC_SHIFT 12 /* AIF2_LRCLK_FRC */
#define WM8995_AIF2_LRCLK_FRC_WIDTH 1 /* AIF2_LRCLK_FRC */
/*
* R787 (0x313) - AIF2 BCLK
*/
#define WM8995_AIF2_BCLK_DIV_MASK 0x00F0 /* AIF2_BCLK_DIV - [7:4] */
#define WM8995_AIF2_BCLK_DIV_SHIFT 4 /* AIF2_BCLK_DIV - [7:4] */
#define WM8995_AIF2_BCLK_DIV_WIDTH 4 /* AIF2_BCLK_DIV - [7:4] */
/*
* R788 (0x314) - AIF2ADC LRCLK
*/
#define WM8995_AIF2ADC_LRCLK_DIR 0x0800 /* AIF2ADC_LRCLK_DIR */
#define WM8995_AIF2ADC_LRCLK_DIR_MASK 0x0800 /* AIF2ADC_LRCLK_DIR */
#define WM8995_AIF2ADC_LRCLK_DIR_SHIFT 11 /* AIF2ADC_LRCLK_DIR */
#define WM8995_AIF2ADC_LRCLK_DIR_WIDTH 1 /* AIF2ADC_LRCLK_DIR */
#define WM8995_AIF2ADC_RATE_MASK 0x07FF /* AIF2ADC_RATE - [10:0] */
#define WM8995_AIF2ADC_RATE_SHIFT 0 /* AIF2ADC_RATE - [10:0] */
#define WM8995_AIF2ADC_RATE_WIDTH 11 /* AIF2ADC_RATE - [10:0] */
/*
* R789 (0x315) - AIF2DAC LRCLK
*/
#define WM8995_AIF2DAC_LRCLK_DIR 0x0800 /* AIF2DAC_LRCLK_DIR */
#define WM8995_AIF2DAC_LRCLK_DIR_MASK 0x0800 /* AIF2DAC_LRCLK_DIR */
#define WM8995_AIF2DAC_LRCLK_DIR_SHIFT 11 /* AIF2DAC_LRCLK_DIR */
#define WM8995_AIF2DAC_LRCLK_DIR_WIDTH 1 /* AIF2DAC_LRCLK_DIR */
#define WM8995_AIF2DAC_RATE_MASK 0x07FF /* AIF2DAC_RATE - [10:0] */
#define WM8995_AIF2DAC_RATE_SHIFT 0 /* AIF2DAC_RATE - [10:0] */
#define WM8995_AIF2DAC_RATE_WIDTH 11 /* AIF2DAC_RATE - [10:0] */
/*
* R790 (0x316) - AIF2DAC Data
*/
#define WM8995_AIF2DACL_DAT_INV 0x0002 /* AIF2DACL_DAT_INV */
#define WM8995_AIF2DACL_DAT_INV_MASK 0x0002 /* AIF2DACL_DAT_INV */
#define WM8995_AIF2DACL_DAT_INV_SHIFT 1 /* AIF2DACL_DAT_INV */
#define WM8995_AIF2DACL_DAT_INV_WIDTH 1 /* AIF2DACL_DAT_INV */
#define WM8995_AIF2DACR_DAT_INV 0x0001 /* AIF2DACR_DAT_INV */
#define WM8995_AIF2DACR_DAT_INV_MASK 0x0001 /* AIF2DACR_DAT_INV */
#define WM8995_AIF2DACR_DAT_INV_SHIFT 0 /* AIF2DACR_DAT_INV */
#define WM8995_AIF2DACR_DAT_INV_WIDTH 1 /* AIF2DACR_DAT_INV */
/*
* R791 (0x317) - AIF2ADC Data
*/
#define WM8995_AIF2ADCL_DAT_INV 0x0002 /* AIF2ADCL_DAT_INV */
#define WM8995_AIF2ADCL_DAT_INV_MASK 0x0002 /* AIF2ADCL_DAT_INV */
#define WM8995_AIF2ADCL_DAT_INV_SHIFT 1 /* AIF2ADCL_DAT_INV */
#define WM8995_AIF2ADCL_DAT_INV_WIDTH 1 /* AIF2ADCL_DAT_INV */
#define WM8995_AIF2ADCR_DAT_INV 0x0001 /* AIF2ADCR_DAT_INV */
#define WM8995_AIF2ADCR_DAT_INV_MASK 0x0001 /* AIF2ADCR_DAT_INV */
#define WM8995_AIF2ADCR_DAT_INV_SHIFT 0 /* AIF2ADCR_DAT_INV */
#define WM8995_AIF2ADCR_DAT_INV_WIDTH 1 /* AIF2ADCR_DAT_INV */
/*
* R1024 (0x400) - AIF1 ADC1 Left Volume
*/
#define WM8995_AIF1ADC1_VU 0x0100 /* AIF1ADC1_VU */
#define WM8995_AIF1ADC1_VU_MASK 0x0100 /* AIF1ADC1_VU */
#define WM8995_AIF1ADC1_VU_SHIFT 8 /* AIF1ADC1_VU */
#define WM8995_AIF1ADC1_VU_WIDTH 1 /* AIF1ADC1_VU */
#define WM8995_AIF1ADC1L_VOL_MASK 0x00FF /* AIF1ADC1L_VOL - [7:0] */
#define WM8995_AIF1ADC1L_VOL_SHIFT 0 /* AIF1ADC1L_VOL - [7:0] */
#define WM8995_AIF1ADC1L_VOL_WIDTH 8 /* AIF1ADC1L_VOL - [7:0] */
/*
* R1025 (0x401) - AIF1 ADC1 Right Volume
*/
#define WM8995_AIF1ADC1_VU 0x0100 /* AIF1ADC1_VU */
#define WM8995_AIF1ADC1_VU_MASK 0x0100 /* AIF1ADC1_VU */
#define WM8995_AIF1ADC1_VU_SHIFT 8 /* AIF1ADC1_VU */
#define WM8995_AIF1ADC1_VU_WIDTH 1 /* AIF1ADC1_VU */
#define WM8995_AIF1ADC1R_VOL_MASK 0x00FF /* AIF1ADC1R_VOL - [7:0] */
#define WM8995_AIF1ADC1R_VOL_SHIFT 0 /* AIF1ADC1R_VOL - [7:0] */
#define WM8995_AIF1ADC1R_VOL_WIDTH 8 /* AIF1ADC1R_VOL - [7:0] */
/*
* R1026 (0x402) - AIF1 DAC1 Left Volume
*/
#define WM8995_AIF1DAC1_VU 0x0100 /* AIF1DAC1_VU */
#define WM8995_AIF1DAC1_VU_MASK 0x0100 /* AIF1DAC1_VU */
#define WM8995_AIF1DAC1_VU_SHIFT 8 /* AIF1DAC1_VU */
#define WM8995_AIF1DAC1_VU_WIDTH 1 /* AIF1DAC1_VU */
#define WM8995_AIF1DAC1L_VOL_MASK 0x00FF /* AIF1DAC1L_VOL - [7:0] */
#define WM8995_AIF1DAC1L_VOL_SHIFT 0 /* AIF1DAC1L_VOL - [7:0] */
#define WM8995_AIF1DAC1L_VOL_WIDTH 8 /* AIF1DAC1L_VOL - [7:0] */
/*
* R1027 (0x403) - AIF1 DAC1 Right Volume
*/
#define WM8995_AIF1DAC1_VU 0x0100 /* AIF1DAC1_VU */
#define WM8995_AIF1DAC1_VU_MASK 0x0100 /* AIF1DAC1_VU */
#define WM8995_AIF1DAC1_VU_SHIFT 8 /* AIF1DAC1_VU */
#define WM8995_AIF1DAC1_VU_WIDTH 1 /* AIF1DAC1_VU */
#define WM8995_AIF1DAC1R_VOL_MASK 0x00FF /* AIF1DAC1R_VOL - [7:0] */
#define WM8995_AIF1DAC1R_VOL_SHIFT 0 /* AIF1DAC1R_VOL - [7:0] */
#define WM8995_AIF1DAC1R_VOL_WIDTH 8 /* AIF1DAC1R_VOL - [7:0] */
/*
* R1028 (0x404) - AIF1 ADC2 Left Volume
*/
#define WM8995_AIF1ADC2_VU 0x0100 /* AIF1ADC2_VU */
#define WM8995_AIF1ADC2_VU_MASK 0x0100 /* AIF1ADC2_VU */
#define WM8995_AIF1ADC2_VU_SHIFT 8 /* AIF1ADC2_VU */
#define WM8995_AIF1ADC2_VU_WIDTH 1 /* AIF1ADC2_VU */
#define WM8995_AIF1ADC2L_VOL_MASK 0x00FF /* AIF1ADC2L_VOL - [7:0] */
#define WM8995_AIF1ADC2L_VOL_SHIFT 0 /* AIF1ADC2L_VOL - [7:0] */
#define WM8995_AIF1ADC2L_VOL_WIDTH 8 /* AIF1ADC2L_VOL - [7:0] */
/*
* R1029 (0x405) - AIF1 ADC2 Right Volume
*/
#define WM8995_AIF1ADC2_VU 0x0100 /* AIF1ADC2_VU */
#define WM8995_AIF1ADC2_VU_MASK 0x0100 /* AIF1ADC2_VU */
#define WM8995_AIF1ADC2_VU_SHIFT 8 /* AIF1ADC2_VU */
#define WM8995_AIF1ADC2_VU_WIDTH 1 /* AIF1ADC2_VU */
#define WM8995_AIF1ADC2R_VOL_MASK 0x00FF /* AIF1ADC2R_VOL - [7:0] */
#define WM8995_AIF1ADC2R_VOL_SHIFT 0 /* AIF1ADC2R_VOL - [7:0] */
#define WM8995_AIF1ADC2R_VOL_WIDTH 8 /* AIF1ADC2R_VOL - [7:0] */
/*
* R1030 (0x406) - AIF1 DAC2 Left Volume
*/
#define WM8995_AIF1DAC2_VU 0x0100 /* AIF1DAC2_VU */
#define WM8995_AIF1DAC2_VU_MASK 0x0100 /* AIF1DAC2_VU */
#define WM8995_AIF1DAC2_VU_SHIFT 8 /* AIF1DAC2_VU */
#define WM8995_AIF1DAC2_VU_WIDTH 1 /* AIF1DAC2_VU */
#define WM8995_AIF1DAC2L_VOL_MASK 0x00FF /* AIF1DAC2L_VOL - [7:0] */
#define WM8995_AIF1DAC2L_VOL_SHIFT 0 /* AIF1DAC2L_VOL - [7:0] */
#define WM8995_AIF1DAC2L_VOL_WIDTH 8 /* AIF1DAC2L_VOL - [7:0] */
/*
* R1031 (0x407) - AIF1 DAC2 Right Volume
*/
#define WM8995_AIF1DAC2_VU 0x0100 /* AIF1DAC2_VU */
#define WM8995_AIF1DAC2_VU_MASK 0x0100 /* AIF1DAC2_VU */
#define WM8995_AIF1DAC2_VU_SHIFT 8 /* AIF1DAC2_VU */
#define WM8995_AIF1DAC2_VU_WIDTH 1 /* AIF1DAC2_VU */
#define WM8995_AIF1DAC2R_VOL_MASK 0x00FF /* AIF1DAC2R_VOL - [7:0] */
#define WM8995_AIF1DAC2R_VOL_SHIFT 0 /* AIF1DAC2R_VOL - [7:0] */
#define WM8995_AIF1DAC2R_VOL_WIDTH 8 /* AIF1DAC2R_VOL - [7:0] */
/*
* R1040 (0x410) - AIF1 ADC1 Filters
*/
#define WM8995_AIF1ADC_4FS 0x8000 /* AIF1ADC_4FS */
#define WM8995_AIF1ADC_4FS_MASK 0x8000 /* AIF1ADC_4FS */
#define WM8995_AIF1ADC_4FS_SHIFT 15 /* AIF1ADC_4FS */
#define WM8995_AIF1ADC_4FS_WIDTH 1 /* AIF1ADC_4FS */
#define WM8995_AIF1ADC1L_HPF 0x1000 /* AIF1ADC1L_HPF */
#define WM8995_AIF1ADC1L_HPF_MASK 0x1000 /* AIF1ADC1L_HPF */
#define WM8995_AIF1ADC1L_HPF_SHIFT 12 /* AIF1ADC1L_HPF */
#define WM8995_AIF1ADC1L_HPF_WIDTH 1 /* AIF1ADC1L_HPF */
#define WM8995_AIF1ADC1R_HPF 0x0800 /* AIF1ADC1R_HPF */
#define WM8995_AIF1ADC1R_HPF_MASK 0x0800 /* AIF1ADC1R_HPF */
#define WM8995_AIF1ADC1R_HPF_SHIFT 11 /* AIF1ADC1R_HPF */
#define WM8995_AIF1ADC1R_HPF_WIDTH 1 /* AIF1ADC1R_HPF */
#define WM8995_AIF1ADC1_HPF_MODE 0x0008 /* AIF1ADC1_HPF_MODE */
#define WM8995_AIF1ADC1_HPF_MODE_MASK 0x0008 /* AIF1ADC1_HPF_MODE */
#define WM8995_AIF1ADC1_HPF_MODE_SHIFT 3 /* AIF1ADC1_HPF_MODE */
#define WM8995_AIF1ADC1_HPF_MODE_WIDTH 1 /* AIF1ADC1_HPF_MODE */
#define WM8995_AIF1ADC1_HPF_CUT_MASK 0x0007 /* AIF1ADC1_HPF_CUT - [2:0] */
#define WM8995_AIF1ADC1_HPF_CUT_SHIFT 0 /* AIF1ADC1_HPF_CUT - [2:0] */
#define WM8995_AIF1ADC1_HPF_CUT_WIDTH 3 /* AIF1ADC1_HPF_CUT - [2:0] */
/*
* R1041 (0x411) - AIF1 ADC2 Filters
*/
#define WM8995_AIF1ADC2L_HPF 0x1000 /* AIF1ADC2L_HPF */
#define WM8995_AIF1ADC2L_HPF_MASK 0x1000 /* AIF1ADC2L_HPF */
#define WM8995_AIF1ADC2L_HPF_SHIFT 12 /* AIF1ADC2L_HPF */
#define WM8995_AIF1ADC2L_HPF_WIDTH 1 /* AIF1ADC2L_HPF */
#define WM8995_AIF1ADC2R_HPF 0x0800 /* AIF1ADC2R_HPF */
#define WM8995_AIF1ADC2R_HPF_MASK 0x0800 /* AIF1ADC2R_HPF */
#define WM8995_AIF1ADC2R_HPF_SHIFT 11 /* AIF1ADC2R_HPF */
#define WM8995_AIF1ADC2R_HPF_WIDTH 1 /* AIF1ADC2R_HPF */
#define WM8995_AIF1ADC2_HPF_MODE 0x0008 /* AIF1ADC2_HPF_MODE */
#define WM8995_AIF1ADC2_HPF_MODE_MASK 0x0008 /* AIF1ADC2_HPF_MODE */
#define WM8995_AIF1ADC2_HPF_MODE_SHIFT 3 /* AIF1ADC2_HPF_MODE */
#define WM8995_AIF1ADC2_HPF_MODE_WIDTH 1 /* AIF1ADC2_HPF_MODE */
#define WM8995_AIF1ADC2_HPF_CUT_MASK 0x0007 /* AIF1ADC2_HPF_CUT - [2:0] */
#define WM8995_AIF1ADC2_HPF_CUT_SHIFT 0 /* AIF1ADC2_HPF_CUT - [2:0] */
#define WM8995_AIF1ADC2_HPF_CUT_WIDTH 3 /* AIF1ADC2_HPF_CUT - [2:0] */
/*
* R1056 (0x420) - AIF1 DAC1 Filters (1)
*/
#define WM8995_AIF1DAC1_MUTE 0x0200 /* AIF1DAC1_MUTE */
#define WM8995_AIF1DAC1_MUTE_MASK 0x0200 /* AIF1DAC1_MUTE */
#define WM8995_AIF1DAC1_MUTE_SHIFT 9 /* AIF1DAC1_MUTE */
#define WM8995_AIF1DAC1_MUTE_WIDTH 1 /* AIF1DAC1_MUTE */
#define WM8995_AIF1DAC1_MONO 0x0080 /* AIF1DAC1_MONO */
#define WM8995_AIF1DAC1_MONO_MASK 0x0080 /* AIF1DAC1_MONO */
#define WM8995_AIF1DAC1_MONO_SHIFT 7 /* AIF1DAC1_MONO */
#define WM8995_AIF1DAC1_MONO_WIDTH 1 /* AIF1DAC1_MONO */
#define WM8995_AIF1DAC1_MUTERATE 0x0020 /* AIF1DAC1_MUTERATE */
#define WM8995_AIF1DAC1_MUTERATE_MASK 0x0020 /* AIF1DAC1_MUTERATE */
#define WM8995_AIF1DAC1_MUTERATE_SHIFT 5 /* AIF1DAC1_MUTERATE */
#define WM8995_AIF1DAC1_MUTERATE_WIDTH 1 /* AIF1DAC1_MUTERATE */
#define WM8995_AIF1DAC1_UNMUTE_RAMP 0x0010 /* AIF1DAC1_UNMUTE_RAMP */
#define WM8995_AIF1DAC1_UNMUTE_RAMP_MASK 0x0010 /* AIF1DAC1_UNMUTE_RAMP */
#define WM8995_AIF1DAC1_UNMUTE_RAMP_SHIFT 4 /* AIF1DAC1_UNMUTE_RAMP */
#define WM8995_AIF1DAC1_UNMUTE_RAMP_WIDTH 1 /* AIF1DAC1_UNMUTE_RAMP */
#define WM8995_AIF1DAC1_DEEMP_MASK 0x0006 /* AIF1DAC1_DEEMP - [2:1] */
#define WM8995_AIF1DAC1_DEEMP_SHIFT 1 /* AIF1DAC1_DEEMP - [2:1] */
#define WM8995_AIF1DAC1_DEEMP_WIDTH 2 /* AIF1DAC1_DEEMP - [2:1] */
/*
* R1057 (0x421) - AIF1 DAC1 Filters (2)
*/
#define WM8995_AIF1DAC1_3D_GAIN_MASK 0x3E00 /* AIF1DAC1_3D_GAIN - [13:9] */
#define WM8995_AIF1DAC1_3D_GAIN_SHIFT 9 /* AIF1DAC1_3D_GAIN - [13:9] */
#define WM8995_AIF1DAC1_3D_GAIN_WIDTH 5 /* AIF1DAC1_3D_GAIN - [13:9] */
#define WM8995_AIF1DAC1_3D_ENA 0x0100 /* AIF1DAC1_3D_ENA */
#define WM8995_AIF1DAC1_3D_ENA_MASK 0x0100 /* AIF1DAC1_3D_ENA */
#define WM8995_AIF1DAC1_3D_ENA_SHIFT 8 /* AIF1DAC1_3D_ENA */
#define WM8995_AIF1DAC1_3D_ENA_WIDTH 1 /* AIF1DAC1_3D_ENA */
/*
* R1058 (0x422) - AIF1 DAC2 Filters (1)
*/
#define WM8995_AIF1DAC2_MUTE 0x0200 /* AIF1DAC2_MUTE */
#define WM8995_AIF1DAC2_MUTE_MASK 0x0200 /* AIF1DAC2_MUTE */
#define WM8995_AIF1DAC2_MUTE_SHIFT 9 /* AIF1DAC2_MUTE */
#define WM8995_AIF1DAC2_MUTE_WIDTH 1 /* AIF1DAC2_MUTE */
#define WM8995_AIF1DAC2_MONO 0x0080 /* AIF1DAC2_MONO */
#define WM8995_AIF1DAC2_MONO_MASK 0x0080 /* AIF1DAC2_MONO */
#define WM8995_AIF1DAC2_MONO_SHIFT 7 /* AIF1DAC2_MONO */
#define WM8995_AIF1DAC2_MONO_WIDTH 1 /* AIF1DAC2_MONO */
#define WM8995_AIF1DAC2_MUTERATE 0x0020 /* AIF1DAC2_MUTERATE */
#define WM8995_AIF1DAC2_MUTERATE_MASK 0x0020 /* AIF1DAC2_MUTERATE */
#define WM8995_AIF1DAC2_MUTERATE_SHIFT 5 /* AIF1DAC2_MUTERATE */
#define WM8995_AIF1DAC2_MUTERATE_WIDTH 1 /* AIF1DAC2_MUTERATE */
#define WM8995_AIF1DAC2_UNMUTE_RAMP 0x0010 /* AIF1DAC2_UNMUTE_RAMP */
#define WM8995_AIF1DAC2_UNMUTE_RAMP_MASK 0x0010 /* AIF1DAC2_UNMUTE_RAMP */
#define WM8995_AIF1DAC2_UNMUTE_RAMP_SHIFT 4 /* AIF1DAC2_UNMUTE_RAMP */
#define WM8995_AIF1DAC2_UNMUTE_RAMP_WIDTH 1 /* AIF1DAC2_UNMUTE_RAMP */
#define WM8995_AIF1DAC2_DEEMP_MASK 0x0006 /* AIF1DAC2_DEEMP - [2:1] */
#define WM8995_AIF1DAC2_DEEMP_SHIFT 1 /* AIF1DAC2_DEEMP - [2:1] */
#define WM8995_AIF1DAC2_DEEMP_WIDTH 2 /* AIF1DAC2_DEEMP - [2:1] */
/*
* R1059 (0x423) - AIF1 DAC2 Filters (2)
*/
#define WM8995_AIF1DAC2_3D_GAIN_MASK 0x3E00 /* AIF1DAC2_3D_GAIN - [13:9] */
#define WM8995_AIF1DAC2_3D_GAIN_SHIFT 9 /* AIF1DAC2_3D_GAIN - [13:9] */
#define WM8995_AIF1DAC2_3D_GAIN_WIDTH 5 /* AIF1DAC2_3D_GAIN - [13:9] */
#define WM8995_AIF1DAC2_3D_ENA 0x0100 /* AIF1DAC2_3D_ENA */
#define WM8995_AIF1DAC2_3D_ENA_MASK 0x0100 /* AIF1DAC2_3D_ENA */
#define WM8995_AIF1DAC2_3D_ENA_SHIFT 8 /* AIF1DAC2_3D_ENA */
#define WM8995_AIF1DAC2_3D_ENA_WIDTH 1 /* AIF1DAC2_3D_ENA */
/*
* R1088 (0x440) - AIF1 DRC1 (1)
*/
#define WM8995_AIF1DRC1_SIG_DET_RMS_MASK 0xF800 /* AIF1DRC1_SIG_DET_RMS - [15:11] */
#define WM8995_AIF1DRC1_SIG_DET_RMS_SHIFT 11 /* AIF1DRC1_SIG_DET_RMS - [15:11] */
#define WM8995_AIF1DRC1_SIG_DET_RMS_WIDTH 5 /* AIF1DRC1_SIG_DET_RMS - [15:11] */
#define WM8995_AIF1DRC1_SIG_DET_PK_MASK 0x0600 /* AIF1DRC1_SIG_DET_PK - [10:9] */
#define WM8995_AIF1DRC1_SIG_DET_PK_SHIFT 9 /* AIF1DRC1_SIG_DET_PK - [10:9] */
#define WM8995_AIF1DRC1_SIG_DET_PK_WIDTH 2 /* AIF1DRC1_SIG_DET_PK - [10:9] */
#define WM8995_AIF1DRC1_NG_ENA 0x0100 /* AIF1DRC1_NG_ENA */
#define WM8995_AIF1DRC1_NG_ENA_MASK 0x0100 /* AIF1DRC1_NG_ENA */
#define WM8995_AIF1DRC1_NG_ENA_SHIFT 8 /* AIF1DRC1_NG_ENA */
#define WM8995_AIF1DRC1_NG_ENA_WIDTH 1 /* AIF1DRC1_NG_ENA */
#define WM8995_AIF1DRC1_SIG_DET_MODE 0x0080 /* AIF1DRC1_SIG_DET_MODE */
#define WM8995_AIF1DRC1_SIG_DET_MODE_MASK 0x0080 /* AIF1DRC1_SIG_DET_MODE */
#define WM8995_AIF1DRC1_SIG_DET_MODE_SHIFT 7 /* AIF1DRC1_SIG_DET_MODE */
#define WM8995_AIF1DRC1_SIG_DET_MODE_WIDTH 1 /* AIF1DRC1_SIG_DET_MODE */
#define WM8995_AIF1DRC1_SIG_DET 0x0040 /* AIF1DRC1_SIG_DET */
#define WM8995_AIF1DRC1_SIG_DET_MASK 0x0040 /* AIF1DRC1_SIG_DET */
#define WM8995_AIF1DRC1_SIG_DET_SHIFT 6 /* AIF1DRC1_SIG_DET */
#define WM8995_AIF1DRC1_SIG_DET_WIDTH 1 /* AIF1DRC1_SIG_DET */
#define WM8995_AIF1DRC1_KNEE2_OP_ENA 0x0020 /* AIF1DRC1_KNEE2_OP_ENA */
#define WM8995_AIF1DRC1_KNEE2_OP_ENA_MASK 0x0020 /* AIF1DRC1_KNEE2_OP_ENA */
#define WM8995_AIF1DRC1_KNEE2_OP_ENA_SHIFT 5 /* AIF1DRC1_KNEE2_OP_ENA */
#define WM8995_AIF1DRC1_KNEE2_OP_ENA_WIDTH 1 /* AIF1DRC1_KNEE2_OP_ENA */
#define WM8995_AIF1DRC1_QR 0x0010 /* AIF1DRC1_QR */
#define WM8995_AIF1DRC1_QR_MASK 0x0010 /* AIF1DRC1_QR */
#define WM8995_AIF1DRC1_QR_SHIFT 4 /* AIF1DRC1_QR */
#define WM8995_AIF1DRC1_QR_WIDTH 1 /* AIF1DRC1_QR */
#define WM8995_AIF1DRC1_ANTICLIP 0x0008 /* AIF1DRC1_ANTICLIP */
#define WM8995_AIF1DRC1_ANTICLIP_MASK 0x0008 /* AIF1DRC1_ANTICLIP */
#define WM8995_AIF1DRC1_ANTICLIP_SHIFT 3 /* AIF1DRC1_ANTICLIP */
#define WM8995_AIF1DRC1_ANTICLIP_WIDTH 1 /* AIF1DRC1_ANTICLIP */
#define WM8995_AIF1DAC1_DRC_ENA 0x0004 /* AIF1DAC1_DRC_ENA */
#define WM8995_AIF1DAC1_DRC_ENA_MASK 0x0004 /* AIF1DAC1_DRC_ENA */
#define WM8995_AIF1DAC1_DRC_ENA_SHIFT 2 /* AIF1DAC1_DRC_ENA */
#define WM8995_AIF1DAC1_DRC_ENA_WIDTH 1 /* AIF1DAC1_DRC_ENA */
#define WM8995_AIF1ADC1L_DRC_ENA 0x0002 /* AIF1ADC1L_DRC_ENA */
#define WM8995_AIF1ADC1L_DRC_ENA_MASK 0x0002 /* AIF1ADC1L_DRC_ENA */
#define WM8995_AIF1ADC1L_DRC_ENA_SHIFT 1 /* AIF1ADC1L_DRC_ENA */
#define WM8995_AIF1ADC1L_DRC_ENA_WIDTH 1 /* AIF1ADC1L_DRC_ENA */
#define WM8995_AIF1ADC1R_DRC_ENA 0x0001 /* AIF1ADC1R_DRC_ENA */
#define WM8995_AIF1ADC1R_DRC_ENA_MASK 0x0001 /* AIF1ADC1R_DRC_ENA */
#define WM8995_AIF1ADC1R_DRC_ENA_SHIFT 0 /* AIF1ADC1R_DRC_ENA */
#define WM8995_AIF1ADC1R_DRC_ENA_WIDTH 1 /* AIF1ADC1R_DRC_ENA */
/*
* R1089 (0x441) - AIF1 DRC1 (2)
*/
#define WM8995_AIF1DRC1_ATK_MASK 0x1E00 /* AIF1DRC1_ATK - [12:9] */
#define WM8995_AIF1DRC1_ATK_SHIFT 9 /* AIF1DRC1_ATK - [12:9] */
#define WM8995_AIF1DRC1_ATK_WIDTH 4 /* AIF1DRC1_ATK - [12:9] */
#define WM8995_AIF1DRC1_DCY_MASK 0x01E0 /* AIF1DRC1_DCY - [8:5] */
#define WM8995_AIF1DRC1_DCY_SHIFT 5 /* AIF1DRC1_DCY - [8:5] */
#define WM8995_AIF1DRC1_DCY_WIDTH 4 /* AIF1DRC1_DCY - [8:5] */
#define WM8995_AIF1DRC1_MINGAIN_MASK 0x001C /* AIF1DRC1_MINGAIN - [4:2] */
#define WM8995_AIF1DRC1_MINGAIN_SHIFT 2 /* AIF1DRC1_MINGAIN - [4:2] */
#define WM8995_AIF1DRC1_MINGAIN_WIDTH 3 /* AIF1DRC1_MINGAIN - [4:2] */
#define WM8995_AIF1DRC1_MAXGAIN_MASK 0x0003 /* AIF1DRC1_MAXGAIN - [1:0] */
#define WM8995_AIF1DRC1_MAXGAIN_SHIFT 0 /* AIF1DRC1_MAXGAIN - [1:0] */
#define WM8995_AIF1DRC1_MAXGAIN_WIDTH 2 /* AIF1DRC1_MAXGAIN - [1:0] */
/*
* R1090 (0x442) - AIF1 DRC1 (3)
*/
#define WM8995_AIF1DRC1_NG_MINGAIN_MASK 0xF000 /* AIF1DRC1_NG_MINGAIN - [15:12] */
#define WM8995_AIF1DRC1_NG_MINGAIN_SHIFT 12 /* AIF1DRC1_NG_MINGAIN - [15:12] */
#define WM8995_AIF1DRC1_NG_MINGAIN_WIDTH 4 /* AIF1DRC1_NG_MINGAIN - [15:12] */
#define WM8995_AIF1DRC1_NG_EXP_MASK 0x0C00 /* AIF1DRC1_NG_EXP - [11:10] */
#define WM8995_AIF1DRC1_NG_EXP_SHIFT 10 /* AIF1DRC1_NG_EXP - [11:10] */
#define WM8995_AIF1DRC1_NG_EXP_WIDTH 2 /* AIF1DRC1_NG_EXP - [11:10] */
#define WM8995_AIF1DRC1_QR_THR_MASK 0x0300 /* AIF1DRC1_QR_THR - [9:8] */
#define WM8995_AIF1DRC1_QR_THR_SHIFT 8 /* AIF1DRC1_QR_THR - [9:8] */
#define WM8995_AIF1DRC1_QR_THR_WIDTH 2 /* AIF1DRC1_QR_THR - [9:8] */
#define WM8995_AIF1DRC1_QR_DCY_MASK 0x00C0 /* AIF1DRC1_QR_DCY - [7:6] */
#define WM8995_AIF1DRC1_QR_DCY_SHIFT 6 /* AIF1DRC1_QR_DCY - [7:6] */
#define WM8995_AIF1DRC1_QR_DCY_WIDTH 2 /* AIF1DRC1_QR_DCY - [7:6] */
#define WM8995_AIF1DRC1_HI_COMP_MASK 0x0038 /* AIF1DRC1_HI_COMP - [5:3] */
#define WM8995_AIF1DRC1_HI_COMP_SHIFT 3 /* AIF1DRC1_HI_COMP - [5:3] */
#define WM8995_AIF1DRC1_HI_COMP_WIDTH 3 /* AIF1DRC1_HI_COMP - [5:3] */
#define WM8995_AIF1DRC1_LO_COMP_MASK 0x0007 /* AIF1DRC1_LO_COMP - [2:0] */
#define WM8995_AIF1DRC1_LO_COMP_SHIFT 0 /* AIF1DRC1_LO_COMP - [2:0] */
#define WM8995_AIF1DRC1_LO_COMP_WIDTH 3 /* AIF1DRC1_LO_COMP - [2:0] */
/*
* R1091 (0x443) - AIF1 DRC1 (4)
*/
#define WM8995_AIF1DRC1_KNEE_IP_MASK 0x07E0 /* AIF1DRC1_KNEE_IP - [10:5] */
#define WM8995_AIF1DRC1_KNEE_IP_SHIFT 5 /* AIF1DRC1_KNEE_IP - [10:5] */
#define WM8995_AIF1DRC1_KNEE_IP_WIDTH 6 /* AIF1DRC1_KNEE_IP - [10:5] */
#define WM8995_AIF1DRC1_KNEE_OP_MASK 0x001F /* AIF1DRC1_KNEE_OP - [4:0] */
#define WM8995_AIF1DRC1_KNEE_OP_SHIFT 0 /* AIF1DRC1_KNEE_OP - [4:0] */
#define WM8995_AIF1DRC1_KNEE_OP_WIDTH 5 /* AIF1DRC1_KNEE_OP - [4:0] */
/*
* R1092 (0x444) - AIF1 DRC1 (5)
*/
#define WM8995_AIF1DRC1_KNEE2_IP_MASK 0x03E0 /* AIF1DRC1_KNEE2_IP - [9:5] */
#define WM8995_AIF1DRC1_KNEE2_IP_SHIFT 5 /* AIF1DRC1_KNEE2_IP - [9:5] */
#define WM8995_AIF1DRC1_KNEE2_IP_WIDTH 5 /* AIF1DRC1_KNEE2_IP - [9:5] */
#define WM8995_AIF1DRC1_KNEE2_OP_MASK 0x001F /* AIF1DRC1_KNEE2_OP - [4:0] */
#define WM8995_AIF1DRC1_KNEE2_OP_SHIFT 0 /* AIF1DRC1_KNEE2_OP - [4:0] */
#define WM8995_AIF1DRC1_KNEE2_OP_WIDTH 5 /* AIF1DRC1_KNEE2_OP - [4:0] */
/*
* R1104 (0x450) - AIF1 DRC2 (1)
*/
#define WM8995_AIF1DRC2_SIG_DET_RMS_MASK 0xF800 /* AIF1DRC2_SIG_DET_RMS - [15:11] */
#define WM8995_AIF1DRC2_SIG_DET_RMS_SHIFT 11 /* AIF1DRC2_SIG_DET_RMS - [15:11] */
#define WM8995_AIF1DRC2_SIG_DET_RMS_WIDTH 5 /* AIF1DRC2_SIG_DET_RMS - [15:11] */
#define WM8995_AIF1DRC2_SIG_DET_PK_MASK 0x0600 /* AIF1DRC2_SIG_DET_PK - [10:9] */
#define WM8995_AIF1DRC2_SIG_DET_PK_SHIFT 9 /* AIF1DRC2_SIG_DET_PK - [10:9] */
#define WM8995_AIF1DRC2_SIG_DET_PK_WIDTH 2 /* AIF1DRC2_SIG_DET_PK - [10:9] */
#define WM8995_AIF1DRC2_NG_ENA 0x0100 /* AIF1DRC2_NG_ENA */
#define WM8995_AIF1DRC2_NG_ENA_MASK 0x0100 /* AIF1DRC2_NG_ENA */
#define WM8995_AIF1DRC2_NG_ENA_SHIFT 8 /* AIF1DRC2_NG_ENA */
#define WM8995_AIF1DRC2_NG_ENA_WIDTH 1 /* AIF1DRC2_NG_ENA */
#define WM8995_AIF1DRC2_SIG_DET_MODE 0x0080 /* AIF1DRC2_SIG_DET_MODE */
#define WM8995_AIF1DRC2_SIG_DET_MODE_MASK 0x0080 /* AIF1DRC2_SIG_DET_MODE */
#define WM8995_AIF1DRC2_SIG_DET_MODE_SHIFT 7 /* AIF1DRC2_SIG_DET_MODE */
#define WM8995_AIF1DRC2_SIG_DET_MODE_WIDTH 1 /* AIF1DRC2_SIG_DET_MODE */
#define WM8995_AIF1DRC2_SIG_DET 0x0040 /* AIF1DRC2_SIG_DET */
#define WM8995_AIF1DRC2_SIG_DET_MASK 0x0040 /* AIF1DRC2_SIG_DET */
#define WM8995_AIF1DRC2_SIG_DET_SHIFT 6 /* AIF1DRC2_SIG_DET */
#define WM8995_AIF1DRC2_SIG_DET_WIDTH 1 /* AIF1DRC2_SIG_DET */
#define WM8995_AIF1DRC2_KNEE2_OP_ENA 0x0020 /* AIF1DRC2_KNEE2_OP_ENA */
#define WM8995_AIF1DRC2_KNEE2_OP_ENA_MASK 0x0020 /* AIF1DRC2_KNEE2_OP_ENA */
#define WM8995_AIF1DRC2_KNEE2_OP_ENA_SHIFT 5 /* AIF1DRC2_KNEE2_OP_ENA */
#define WM8995_AIF1DRC2_KNEE2_OP_ENA_WIDTH 1 /* AIF1DRC2_KNEE2_OP_ENA */
#define WM8995_AIF1DRC2_QR 0x0010 /* AIF1DRC2_QR */
#define WM8995_AIF1DRC2_QR_MASK 0x0010 /* AIF1DRC2_QR */
#define WM8995_AIF1DRC2_QR_SHIFT 4 /* AIF1DRC2_QR */
#define WM8995_AIF1DRC2_QR_WIDTH 1 /* AIF1DRC2_QR */
#define WM8995_AIF1DRC2_ANTICLIP 0x0008 /* AIF1DRC2_ANTICLIP */
#define WM8995_AIF1DRC2_ANTICLIP_MASK 0x0008 /* AIF1DRC2_ANTICLIP */
#define WM8995_AIF1DRC2_ANTICLIP_SHIFT 3 /* AIF1DRC2_ANTICLIP */
#define WM8995_AIF1DRC2_ANTICLIP_WIDTH 1 /* AIF1DRC2_ANTICLIP */
#define WM8995_AIF1DAC2_DRC_ENA 0x0004 /* AIF1DAC2_DRC_ENA */
#define WM8995_AIF1DAC2_DRC_ENA_MASK 0x0004 /* AIF1DAC2_DRC_ENA */
#define WM8995_AIF1DAC2_DRC_ENA_SHIFT 2 /* AIF1DAC2_DRC_ENA */
#define WM8995_AIF1DAC2_DRC_ENA_WIDTH 1 /* AIF1DAC2_DRC_ENA */
#define WM8995_AIF1ADC2L_DRC_ENA 0x0002 /* AIF1ADC2L_DRC_ENA */
#define WM8995_AIF1ADC2L_DRC_ENA_MASK 0x0002 /* AIF1ADC2L_DRC_ENA */
#define WM8995_AIF1ADC2L_DRC_ENA_SHIFT 1 /* AIF1ADC2L_DRC_ENA */
#define WM8995_AIF1ADC2L_DRC_ENA_WIDTH 1 /* AIF1ADC2L_DRC_ENA */
#define WM8995_AIF1ADC2R_DRC_ENA 0x0001 /* AIF1ADC2R_DRC_ENA */
#define WM8995_AIF1ADC2R_DRC_ENA_MASK 0x0001 /* AIF1ADC2R_DRC_ENA */
#define WM8995_AIF1ADC2R_DRC_ENA_SHIFT 0 /* AIF1ADC2R_DRC_ENA */
#define WM8995_AIF1ADC2R_DRC_ENA_WIDTH 1 /* AIF1ADC2R_DRC_ENA */
/*
* R1105 (0x451) - AIF1 DRC2 (2)
*/
#define WM8995_AIF1DRC2_ATK_MASK 0x1E00 /* AIF1DRC2_ATK - [12:9] */
#define WM8995_AIF1DRC2_ATK_SHIFT 9 /* AIF1DRC2_ATK - [12:9] */
#define WM8995_AIF1DRC2_ATK_WIDTH 4 /* AIF1DRC2_ATK - [12:9] */
#define WM8995_AIF1DRC2_DCY_MASK 0x01E0 /* AIF1DRC2_DCY - [8:5] */
#define WM8995_AIF1DRC2_DCY_SHIFT 5 /* AIF1DRC2_DCY - [8:5] */
#define WM8995_AIF1DRC2_DCY_WIDTH 4 /* AIF1DRC2_DCY - [8:5] */
#define WM8995_AIF1DRC2_MINGAIN_MASK 0x001C /* AIF1DRC2_MINGAIN - [4:2] */
#define WM8995_AIF1DRC2_MINGAIN_SHIFT 2 /* AIF1DRC2_MINGAIN - [4:2] */
#define WM8995_AIF1DRC2_MINGAIN_WIDTH 3 /* AIF1DRC2_MINGAIN - [4:2] */
#define WM8995_AIF1DRC2_MAXGAIN_MASK 0x0003 /* AIF1DRC2_MAXGAIN - [1:0] */
#define WM8995_AIF1DRC2_MAXGAIN_SHIFT 0 /* AIF1DRC2_MAXGAIN - [1:0] */
#define WM8995_AIF1DRC2_MAXGAIN_WIDTH 2 /* AIF1DRC2_MAXGAIN - [1:0] */
/*
* R1106 (0x452) - AIF1 DRC2 (3)
*/
#define WM8995_AIF1DRC2_NG_MINGAIN_MASK 0xF000 /* AIF1DRC2_NG_MINGAIN - [15:12] */
#define WM8995_AIF1DRC2_NG_MINGAIN_SHIFT 12 /* AIF1DRC2_NG_MINGAIN - [15:12] */
#define WM8995_AIF1DRC2_NG_MINGAIN_WIDTH 4 /* AIF1DRC2_NG_MINGAIN - [15:12] */
#define WM8995_AIF1DRC2_NG_EXP_MASK 0x0C00 /* AIF1DRC2_NG_EXP - [11:10] */
#define WM8995_AIF1DRC2_NG_EXP_SHIFT 10 /* AIF1DRC2_NG_EXP - [11:10] */
#define WM8995_AIF1DRC2_NG_EXP_WIDTH 2 /* AIF1DRC2_NG_EXP - [11:10] */
#define WM8995_AIF1DRC2_QR_THR_MASK 0x0300 /* AIF1DRC2_QR_THR - [9:8] */
#define WM8995_AIF1DRC2_QR_THR_SHIFT 8 /* AIF1DRC2_QR_THR - [9:8] */
#define WM8995_AIF1DRC2_QR_THR_WIDTH 2 /* AIF1DRC2_QR_THR - [9:8] */
#define WM8995_AIF1DRC2_QR_DCY_MASK 0x00C0 /* AIF1DRC2_QR_DCY - [7:6] */
#define WM8995_AIF1DRC2_QR_DCY_SHIFT 6 /* AIF1DRC2_QR_DCY - [7:6] */
#define WM8995_AIF1DRC2_QR_DCY_WIDTH 2 /* AIF1DRC2_QR_DCY - [7:6] */
#define WM8995_AIF1DRC2_HI_COMP_MASK 0x0038 /* AIF1DRC2_HI_COMP - [5:3] */
#define WM8995_AIF1DRC2_HI_COMP_SHIFT 3 /* AIF1DRC2_HI_COMP - [5:3] */
#define WM8995_AIF1DRC2_HI_COMP_WIDTH 3 /* AIF1DRC2_HI_COMP - [5:3] */
#define WM8995_AIF1DRC2_LO_COMP_MASK 0x0007 /* AIF1DRC2_LO_COMP - [2:0] */
#define WM8995_AIF1DRC2_LO_COMP_SHIFT 0 /* AIF1DRC2_LO_COMP - [2:0] */
#define WM8995_AIF1DRC2_LO_COMP_WIDTH 3 /* AIF1DRC2_LO_COMP - [2:0] */
/*
* R1107 (0x453) - AIF1 DRC2 (4)
*/
#define WM8995_AIF1DRC2_KNEE_IP_MASK 0x07E0 /* AIF1DRC2_KNEE_IP - [10:5] */
#define WM8995_AIF1DRC2_KNEE_IP_SHIFT 5 /* AIF1DRC2_KNEE_IP - [10:5] */
#define WM8995_AIF1DRC2_KNEE_IP_WIDTH 6 /* AIF1DRC2_KNEE_IP - [10:5] */
#define WM8995_AIF1DRC2_KNEE_OP_MASK 0x001F /* AIF1DRC2_KNEE_OP - [4:0] */
#define WM8995_AIF1DRC2_KNEE_OP_SHIFT 0 /* AIF1DRC2_KNEE_OP - [4:0] */
#define WM8995_AIF1DRC2_KNEE_OP_WIDTH 5 /* AIF1DRC2_KNEE_OP - [4:0] */
/*
* R1108 (0x454) - AIF1 DRC2 (5)
*/
#define WM8995_AIF1DRC2_KNEE2_IP_MASK 0x03E0 /* AIF1DRC2_KNEE2_IP - [9:5] */
#define WM8995_AIF1DRC2_KNEE2_IP_SHIFT 5 /* AIF1DRC2_KNEE2_IP - [9:5] */
#define WM8995_AIF1DRC2_KNEE2_IP_WIDTH 5 /* AIF1DRC2_KNEE2_IP - [9:5] */
#define WM8995_AIF1DRC2_KNEE2_OP_MASK 0x001F /* AIF1DRC2_KNEE2_OP - [4:0] */
#define WM8995_AIF1DRC2_KNEE2_OP_SHIFT 0 /* AIF1DRC2_KNEE2_OP - [4:0] */
#define WM8995_AIF1DRC2_KNEE2_OP_WIDTH 5 /* AIF1DRC2_KNEE2_OP - [4:0] */
/*
* R1152 (0x480) - AIF1 DAC1 EQ Gains (1)
*/
#define WM8995_AIF1DAC1_EQ_B1_GAIN_MASK 0xF800 /* AIF1DAC1_EQ_B1_GAIN - [15:11] */
#define WM8995_AIF1DAC1_EQ_B1_GAIN_SHIFT 11 /* AIF1DAC1_EQ_B1_GAIN - [15:11] */
#define WM8995_AIF1DAC1_EQ_B1_GAIN_WIDTH 5 /* AIF1DAC1_EQ_B1_GAIN - [15:11] */
#define WM8995_AIF1DAC1_EQ_B2_GAIN_MASK 0x07C0 /* AIF1DAC1_EQ_B2_GAIN - [10:6] */
#define WM8995_AIF1DAC1_EQ_B2_GAIN_SHIFT 6 /* AIF1DAC1_EQ_B2_GAIN - [10:6] */
#define WM8995_AIF1DAC1_EQ_B2_GAIN_WIDTH 5 /* AIF1DAC1_EQ_B2_GAIN - [10:6] */
#define WM8995_AIF1DAC1_EQ_B3_GAIN_MASK 0x003E /* AIF1DAC1_EQ_B3_GAIN - [5:1] */
#define WM8995_AIF1DAC1_EQ_B3_GAIN_SHIFT 1 /* AIF1DAC1_EQ_B3_GAIN - [5:1] */
#define WM8995_AIF1DAC1_EQ_B3_GAIN_WIDTH 5 /* AIF1DAC1_EQ_B3_GAIN - [5:1] */
#define WM8995_AIF1DAC1_EQ_ENA 0x0001 /* AIF1DAC1_EQ_ENA */
#define WM8995_AIF1DAC1_EQ_ENA_MASK 0x0001 /* AIF1DAC1_EQ_ENA */
#define WM8995_AIF1DAC1_EQ_ENA_SHIFT 0 /* AIF1DAC1_EQ_ENA */
#define WM8995_AIF1DAC1_EQ_ENA_WIDTH 1 /* AIF1DAC1_EQ_ENA */
/*
* R1153 (0x481) - AIF1 DAC1 EQ Gains (2)
*/
#define WM8995_AIF1DAC1_EQ_B4_GAIN_MASK 0xF800 /* AIF1DAC1_EQ_B4_GAIN - [15:11] */
#define WM8995_AIF1DAC1_EQ_B4_GAIN_SHIFT 11 /* AIF1DAC1_EQ_B4_GAIN - [15:11] */
#define WM8995_AIF1DAC1_EQ_B4_GAIN_WIDTH 5 /* AIF1DAC1_EQ_B4_GAIN - [15:11] */
#define WM8995_AIF1DAC1_EQ_B5_GAIN_MASK 0x07C0 /* AIF1DAC1_EQ_B5_GAIN - [10:6] */
#define WM8995_AIF1DAC1_EQ_B5_GAIN_SHIFT 6 /* AIF1DAC1_EQ_B5_GAIN - [10:6] */
#define WM8995_AIF1DAC1_EQ_B5_GAIN_WIDTH 5 /* AIF1DAC1_EQ_B5_GAIN - [10:6] */
/*
* R1154 (0x482) - AIF1 DAC1 EQ Band 1 A
*/
#define WM8995_AIF1DAC1_EQ_B1_A_MASK 0xFFFF /* AIF1DAC1_EQ_B1_A - [15:0] */
#define WM8995_AIF1DAC1_EQ_B1_A_SHIFT 0 /* AIF1DAC1_EQ_B1_A - [15:0] */
#define WM8995_AIF1DAC1_EQ_B1_A_WIDTH 16 /* AIF1DAC1_EQ_B1_A - [15:0] */
/*
* R1155 (0x483) - AIF1 DAC1 EQ Band 1 B
*/
#define WM8995_AIF1DAC1_EQ_B1_B_MASK 0xFFFF /* AIF1DAC1_EQ_B1_B - [15:0] */
#define WM8995_AIF1DAC1_EQ_B1_B_SHIFT 0 /* AIF1DAC1_EQ_B1_B - [15:0] */
#define WM8995_AIF1DAC1_EQ_B1_B_WIDTH 16 /* AIF1DAC1_EQ_B1_B - [15:0] */
/*
* R1156 (0x484) - AIF1 DAC1 EQ Band 1 PG
*/
#define WM8995_AIF1DAC1_EQ_B1_PG_MASK 0xFFFF /* AIF1DAC1_EQ_B1_PG - [15:0] */
#define WM8995_AIF1DAC1_EQ_B1_PG_SHIFT 0 /* AIF1DAC1_EQ_B1_PG - [15:0] */
#define WM8995_AIF1DAC1_EQ_B1_PG_WIDTH 16 /* AIF1DAC1_EQ_B1_PG - [15:0] */
/*
* R1157 (0x485) - AIF1 DAC1 EQ Band 2 A
*/
#define WM8995_AIF1DAC1_EQ_B2_A_MASK 0xFFFF /* AIF1DAC1_EQ_B2_A - [15:0] */
#define WM8995_AIF1DAC1_EQ_B2_A_SHIFT 0 /* AIF1DAC1_EQ_B2_A - [15:0] */
#define WM8995_AIF1DAC1_EQ_B2_A_WIDTH 16 /* AIF1DAC1_EQ_B2_A - [15:0] */
/*
* R1158 (0x486) - AIF1 DAC1 EQ Band 2 B
*/
#define WM8995_AIF1DAC1_EQ_B2_B_MASK 0xFFFF /* AIF1DAC1_EQ_B2_B - [15:0] */
#define WM8995_AIF1DAC1_EQ_B2_B_SHIFT 0 /* AIF1DAC1_EQ_B2_B - [15:0] */
#define WM8995_AIF1DAC1_EQ_B2_B_WIDTH 16 /* AIF1DAC1_EQ_B2_B - [15:0] */
/*
* R1159 (0x487) - AIF1 DAC1 EQ Band 2 C
*/
#define WM8995_AIF1DAC1_EQ_B2_C_MASK 0xFFFF /* AIF1DAC1_EQ_B2_C - [15:0] */
#define WM8995_AIF1DAC1_EQ_B2_C_SHIFT 0 /* AIF1DAC1_EQ_B2_C - [15:0] */
#define WM8995_AIF1DAC1_EQ_B2_C_WIDTH 16 /* AIF1DAC1_EQ_B2_C - [15:0] */
/*
* R1160 (0x488) - AIF1 DAC1 EQ Band 2 PG
*/
#define WM8995_AIF1DAC1_EQ_B2_PG_MASK 0xFFFF /* AIF1DAC1_EQ_B2_PG - [15:0] */
#define WM8995_AIF1DAC1_EQ_B2_PG_SHIFT 0 /* AIF1DAC1_EQ_B2_PG - [15:0] */
#define WM8995_AIF1DAC1_EQ_B2_PG_WIDTH 16 /* AIF1DAC1_EQ_B2_PG - [15:0] */
/*
* R1161 (0x489) - AIF1 DAC1 EQ Band 3 A
*/
#define WM8995_AIF1DAC1_EQ_B3_A_MASK 0xFFFF /* AIF1DAC1_EQ_B3_A - [15:0] */
#define WM8995_AIF1DAC1_EQ_B3_A_SHIFT 0 /* AIF1DAC1_EQ_B3_A - [15:0] */
#define WM8995_AIF1DAC1_EQ_B3_A_WIDTH 16 /* AIF1DAC1_EQ_B3_A - [15:0] */
/*
* R1162 (0x48A) - AIF1 DAC1 EQ Band 3 B
*/
#define WM8995_AIF1DAC1_EQ_B3_B_MASK 0xFFFF /* AIF1DAC1_EQ_B3_B - [15:0] */
#define WM8995_AIF1DAC1_EQ_B3_B_SHIFT 0 /* AIF1DAC1_EQ_B3_B - [15:0] */
#define WM8995_AIF1DAC1_EQ_B3_B_WIDTH 16 /* AIF1DAC1_EQ_B3_B - [15:0] */
/*
* R1163 (0x48B) - AIF1 DAC1 EQ Band 3 C
*/
#define WM8995_AIF1DAC1_EQ_B3_C_MASK 0xFFFF /* AIF1DAC1_EQ_B3_C - [15:0] */
#define WM8995_AIF1DAC1_EQ_B3_C_SHIFT 0 /* AIF1DAC1_EQ_B3_C - [15:0] */
#define WM8995_AIF1DAC1_EQ_B3_C_WIDTH 16 /* AIF1DAC1_EQ_B3_C - [15:0] */
/*
* R1164 (0x48C) - AIF1 DAC1 EQ Band 3 PG
*/
#define WM8995_AIF1DAC1_EQ_B3_PG_MASK 0xFFFF /* AIF1DAC1_EQ_B3_PG - [15:0] */
#define WM8995_AIF1DAC1_EQ_B3_PG_SHIFT 0 /* AIF1DAC1_EQ_B3_PG - [15:0] */
#define WM8995_AIF1DAC1_EQ_B3_PG_WIDTH 16 /* AIF1DAC1_EQ_B3_PG - [15:0] */
/*
* R1165 (0x48D) - AIF1 DAC1 EQ Band 4 A
*/
#define WM8995_AIF1DAC1_EQ_B4_A_MASK 0xFFFF /* AIF1DAC1_EQ_B4_A - [15:0] */
#define WM8995_AIF1DAC1_EQ_B4_A_SHIFT 0 /* AIF1DAC1_EQ_B4_A - [15:0] */
#define WM8995_AIF1DAC1_EQ_B4_A_WIDTH 16 /* AIF1DAC1_EQ_B4_A - [15:0] */
/*
* R1166 (0x48E) - AIF1 DAC1 EQ Band 4 B
*/
#define WM8995_AIF1DAC1_EQ_B4_B_MASK 0xFFFF /* AIF1DAC1_EQ_B4_B - [15:0] */
#define WM8995_AIF1DAC1_EQ_B4_B_SHIFT 0 /* AIF1DAC1_EQ_B4_B - [15:0] */
#define WM8995_AIF1DAC1_EQ_B4_B_WIDTH 16 /* AIF1DAC1_EQ_B4_B - [15:0] */
/*
* R1167 (0x48F) - AIF1 DAC1 EQ Band 4 C
*/
#define WM8995_AIF1DAC1_EQ_B4_C_MASK 0xFFFF /* AIF1DAC1_EQ_B4_C - [15:0] */
#define WM8995_AIF1DAC1_EQ_B4_C_SHIFT 0 /* AIF1DAC1_EQ_B4_C - [15:0] */
#define WM8995_AIF1DAC1_EQ_B4_C_WIDTH 16 /* AIF1DAC1_EQ_B4_C - [15:0] */
/*
* R1168 (0x490) - AIF1 DAC1 EQ Band 4 PG
*/
#define WM8995_AIF1DAC1_EQ_B4_PG_MASK 0xFFFF /* AIF1DAC1_EQ_B4_PG - [15:0] */
#define WM8995_AIF1DAC1_EQ_B4_PG_SHIFT 0 /* AIF1DAC1_EQ_B4_PG - [15:0] */
#define WM8995_AIF1DAC1_EQ_B4_PG_WIDTH 16 /* AIF1DAC1_EQ_B4_PG - [15:0] */
/*
* R1169 (0x491) - AIF1 DAC1 EQ Band 5 A
*/
#define WM8995_AIF1DAC1_EQ_B5_A_MASK 0xFFFF /* AIF1DAC1_EQ_B5_A - [15:0] */
#define WM8995_AIF1DAC1_EQ_B5_A_SHIFT 0 /* AIF1DAC1_EQ_B5_A - [15:0] */
#define WM8995_AIF1DAC1_EQ_B5_A_WIDTH 16 /* AIF1DAC1_EQ_B5_A - [15:0] */
/*
* R1170 (0x492) - AIF1 DAC1 EQ Band 5 B
*/
#define WM8995_AIF1DAC1_EQ_B5_B_MASK 0xFFFF /* AIF1DAC1_EQ_B5_B - [15:0] */
#define WM8995_AIF1DAC1_EQ_B5_B_SHIFT 0 /* AIF1DAC1_EQ_B5_B - [15:0] */
#define WM8995_AIF1DAC1_EQ_B5_B_WIDTH 16 /* AIF1DAC1_EQ_B5_B - [15:0] */
/*
* R1171 (0x493) - AIF1 DAC1 EQ Band 5 PG
*/
#define WM8995_AIF1DAC1_EQ_B5_PG_MASK 0xFFFF /* AIF1DAC1_EQ_B5_PG - [15:0] */
#define WM8995_AIF1DAC1_EQ_B5_PG_SHIFT 0 /* AIF1DAC1_EQ_B5_PG - [15:0] */
#define WM8995_AIF1DAC1_EQ_B5_PG_WIDTH 16 /* AIF1DAC1_EQ_B5_PG - [15:0] */
/*
* R1184 (0x4A0) - AIF1 DAC2 EQ Gains (1)
*/
#define WM8995_AIF1DAC2_EQ_B1_GAIN_MASK 0xF800 /* AIF1DAC2_EQ_B1_GAIN - [15:11] */
#define WM8995_AIF1DAC2_EQ_B1_GAIN_SHIFT 11 /* AIF1DAC2_EQ_B1_GAIN - [15:11] */
#define WM8995_AIF1DAC2_EQ_B1_GAIN_WIDTH 5 /* AIF1DAC2_EQ_B1_GAIN - [15:11] */
#define WM8995_AIF1DAC2_EQ_B2_GAIN_MASK 0x07C0 /* AIF1DAC2_EQ_B2_GAIN - [10:6] */
#define WM8995_AIF1DAC2_EQ_B2_GAIN_SHIFT 6 /* AIF1DAC2_EQ_B2_GAIN - [10:6] */
#define WM8995_AIF1DAC2_EQ_B2_GAIN_WIDTH 5 /* AIF1DAC2_EQ_B2_GAIN - [10:6] */
#define WM8995_AIF1DAC2_EQ_B3_GAIN_MASK 0x003E /* AIF1DAC2_EQ_B3_GAIN - [5:1] */
#define WM8995_AIF1DAC2_EQ_B3_GAIN_SHIFT 1 /* AIF1DAC2_EQ_B3_GAIN - [5:1] */
#define WM8995_AIF1DAC2_EQ_B3_GAIN_WIDTH 5 /* AIF1DAC2_EQ_B3_GAIN - [5:1] */
#define WM8995_AIF1DAC2_EQ_ENA 0x0001 /* AIF1DAC2_EQ_ENA */
#define WM8995_AIF1DAC2_EQ_ENA_MASK 0x0001 /* AIF1DAC2_EQ_ENA */
#define WM8995_AIF1DAC2_EQ_ENA_SHIFT 0 /* AIF1DAC2_EQ_ENA */
#define WM8995_AIF1DAC2_EQ_ENA_WIDTH 1 /* AIF1DAC2_EQ_ENA */
/*
* R1185 (0x4A1) - AIF1 DAC2 EQ Gains (2)
*/
#define WM8995_AIF1DAC2_EQ_B4_GAIN_MASK 0xF800 /* AIF1DAC2_EQ_B4_GAIN - [15:11] */
#define WM8995_AIF1DAC2_EQ_B4_GAIN_SHIFT 11 /* AIF1DAC2_EQ_B4_GAIN - [15:11] */
#define WM8995_AIF1DAC2_EQ_B4_GAIN_WIDTH 5 /* AIF1DAC2_EQ_B4_GAIN - [15:11] */
#define WM8995_AIF1DAC2_EQ_B5_GAIN_MASK 0x07C0 /* AIF1DAC2_EQ_B5_GAIN - [10:6] */
#define WM8995_AIF1DAC2_EQ_B5_GAIN_SHIFT 6 /* AIF1DAC2_EQ_B5_GAIN - [10:6] */
#define WM8995_AIF1DAC2_EQ_B5_GAIN_WIDTH 5 /* AIF1DAC2_EQ_B5_GAIN - [10:6] */
/*
* R1186 (0x4A2) - AIF1 DAC2 EQ Band 1 A
*/
#define WM8995_AIF1DAC2_EQ_B1_A_MASK 0xFFFF /* AIF1DAC2_EQ_B1_A - [15:0] */
#define WM8995_AIF1DAC2_EQ_B1_A_SHIFT 0 /* AIF1DAC2_EQ_B1_A - [15:0] */
#define WM8995_AIF1DAC2_EQ_B1_A_WIDTH 16 /* AIF1DAC2_EQ_B1_A - [15:0] */
/*
* R1187 (0x4A3) - AIF1 DAC2 EQ Band 1 B
*/
#define WM8995_AIF1DAC2_EQ_B1_B_MASK 0xFFFF /* AIF1DAC2_EQ_B1_B - [15:0] */
#define WM8995_AIF1DAC2_EQ_B1_B_SHIFT 0 /* AIF1DAC2_EQ_B1_B - [15:0] */
#define WM8995_AIF1DAC2_EQ_B1_B_WIDTH 16 /* AIF1DAC2_EQ_B1_B - [15:0] */
/*
* R1188 (0x4A4) - AIF1 DAC2 EQ Band 1 PG
*/
#define WM8995_AIF1DAC2_EQ_B1_PG_MASK 0xFFFF /* AIF1DAC2_EQ_B1_PG - [15:0] */
#define WM8995_AIF1DAC2_EQ_B1_PG_SHIFT 0 /* AIF1DAC2_EQ_B1_PG - [15:0] */
#define WM8995_AIF1DAC2_EQ_B1_PG_WIDTH 16 /* AIF1DAC2_EQ_B1_PG - [15:0] */
/*
* R1189 (0x4A5) - AIF1 DAC2 EQ Band 2 A
*/
#define WM8995_AIF1DAC2_EQ_B2_A_MASK 0xFFFF /* AIF1DAC2_EQ_B2_A - [15:0] */
#define WM8995_AIF1DAC2_EQ_B2_A_SHIFT 0 /* AIF1DAC2_EQ_B2_A - [15:0] */
#define WM8995_AIF1DAC2_EQ_B2_A_WIDTH 16 /* AIF1DAC2_EQ_B2_A - [15:0] */
/*
* R1190 (0x4A6) - AIF1 DAC2 EQ Band 2 B
*/
#define WM8995_AIF1DAC2_EQ_B2_B_MASK 0xFFFF /* AIF1DAC2_EQ_B2_B - [15:0] */
#define WM8995_AIF1DAC2_EQ_B2_B_SHIFT 0 /* AIF1DAC2_EQ_B2_B - [15:0] */
#define WM8995_AIF1DAC2_EQ_B2_B_WIDTH 16 /* AIF1DAC2_EQ_B2_B - [15:0] */
/*
* R1191 (0x4A7) - AIF1 DAC2 EQ Band 2 C
*/
#define WM8995_AIF1DAC2_EQ_B2_C_MASK 0xFFFF /* AIF1DAC2_EQ_B2_C - [15:0] */
#define WM8995_AIF1DAC2_EQ_B2_C_SHIFT 0 /* AIF1DAC2_EQ_B2_C - [15:0] */
#define WM8995_AIF1DAC2_EQ_B2_C_WIDTH 16 /* AIF1DAC2_EQ_B2_C - [15:0] */
/*
* R1192 (0x4A8) - AIF1 DAC2 EQ Band 2 PG
*/
#define WM8995_AIF1DAC2_EQ_B2_PG_MASK 0xFFFF /* AIF1DAC2_EQ_B2_PG - [15:0] */
#define WM8995_AIF1DAC2_EQ_B2_PG_SHIFT 0 /* AIF1DAC2_EQ_B2_PG - [15:0] */
#define WM8995_AIF1DAC2_EQ_B2_PG_WIDTH 16 /* AIF1DAC2_EQ_B2_PG - [15:0] */
/*
* R1193 (0x4A9) - AIF1 DAC2 EQ Band 3 A
*/
#define WM8995_AIF1DAC2_EQ_B3_A_MASK 0xFFFF /* AIF1DAC2_EQ_B3_A - [15:0] */
#define WM8995_AIF1DAC2_EQ_B3_A_SHIFT 0 /* AIF1DAC2_EQ_B3_A - [15:0] */
#define WM8995_AIF1DAC2_EQ_B3_A_WIDTH 16 /* AIF1DAC2_EQ_B3_A - [15:0] */
/*
* R1194 (0x4AA) - AIF1 DAC2 EQ Band 3 B
*/
#define WM8995_AIF1DAC2_EQ_B3_B_MASK 0xFFFF /* AIF1DAC2_EQ_B3_B - [15:0] */
#define WM8995_AIF1DAC2_EQ_B3_B_SHIFT 0 /* AIF1DAC2_EQ_B3_B - [15:0] */
#define WM8995_AIF1DAC2_EQ_B3_B_WIDTH 16 /* AIF1DAC2_EQ_B3_B - [15:0] */
/*
* R1195 (0x4AB) - AIF1 DAC2 EQ Band 3 C
*/
#define WM8995_AIF1DAC2_EQ_B3_C_MASK 0xFFFF /* AIF1DAC2_EQ_B3_C - [15:0] */
#define WM8995_AIF1DAC2_EQ_B3_C_SHIFT 0 /* AIF1DAC2_EQ_B3_C - [15:0] */
#define WM8995_AIF1DAC2_EQ_B3_C_WIDTH 16 /* AIF1DAC2_EQ_B3_C - [15:0] */
/*
* R1196 (0x4AC) - AIF1 DAC2 EQ Band 3 PG
*/
#define WM8995_AIF1DAC2_EQ_B3_PG_MASK 0xFFFF /* AIF1DAC2_EQ_B3_PG - [15:0] */
#define WM8995_AIF1DAC2_EQ_B3_PG_SHIFT 0 /* AIF1DAC2_EQ_B3_PG - [15:0] */
#define WM8995_AIF1DAC2_EQ_B3_PG_WIDTH 16 /* AIF1DAC2_EQ_B3_PG - [15:0] */
/*
* R1197 (0x4AD) - AIF1 DAC2 EQ Band 4 A
*/
#define WM8995_AIF1DAC2_EQ_B4_A_MASK 0xFFFF /* AIF1DAC2_EQ_B4_A - [15:0] */
#define WM8995_AIF1DAC2_EQ_B4_A_SHIFT 0 /* AIF1DAC2_EQ_B4_A - [15:0] */
#define WM8995_AIF1DAC2_EQ_B4_A_WIDTH 16 /* AIF1DAC2_EQ_B4_A - [15:0] */
/*
* R1198 (0x4AE) - AIF1 DAC2 EQ Band 4 B
*/
#define WM8995_AIF1DAC2_EQ_B4_B_MASK 0xFFFF /* AIF1DAC2_EQ_B4_B - [15:0] */
#define WM8995_AIF1DAC2_EQ_B4_B_SHIFT 0 /* AIF1DAC2_EQ_B4_B - [15:0] */
#define WM8995_AIF1DAC2_EQ_B4_B_WIDTH 16 /* AIF1DAC2_EQ_B4_B - [15:0] */
/*
* R1199 (0x4AF) - AIF1 DAC2 EQ Band 4 C
*/
#define WM8995_AIF1DAC2_EQ_B4_C_MASK 0xFFFF /* AIF1DAC2_EQ_B4_C - [15:0] */
#define WM8995_AIF1DAC2_EQ_B4_C_SHIFT 0 /* AIF1DAC2_EQ_B4_C - [15:0] */
#define WM8995_AIF1DAC2_EQ_B4_C_WIDTH 16 /* AIF1DAC2_EQ_B4_C - [15:0] */
/*
* R1200 (0x4B0) - AIF1 DAC2 EQ Band 4 PG
*/
#define WM8995_AIF1DAC2_EQ_B4_PG_MASK 0xFFFF /* AIF1DAC2_EQ_B4_PG - [15:0] */
#define WM8995_AIF1DAC2_EQ_B4_PG_SHIFT 0 /* AIF1DAC2_EQ_B4_PG - [15:0] */
#define WM8995_AIF1DAC2_EQ_B4_PG_WIDTH 16 /* AIF1DAC2_EQ_B4_PG - [15:0] */
/*
* R1201 (0x4B1) - AIF1 DAC2 EQ Band 5 A
*/
#define WM8995_AIF1DAC2_EQ_B5_A_MASK 0xFFFF /* AIF1DAC2_EQ_B5_A - [15:0] */
#define WM8995_AIF1DAC2_EQ_B5_A_SHIFT 0 /* AIF1DAC2_EQ_B5_A - [15:0] */
#define WM8995_AIF1DAC2_EQ_B5_A_WIDTH 16 /* AIF1DAC2_EQ_B5_A - [15:0] */
/*
* R1202 (0x4B2) - AIF1 DAC2 EQ Band 5 B
*/
#define WM8995_AIF1DAC2_EQ_B5_B_MASK 0xFFFF /* AIF1DAC2_EQ_B5_B - [15:0] */
#define WM8995_AIF1DAC2_EQ_B5_B_SHIFT 0 /* AIF1DAC2_EQ_B5_B - [15:0] */
#define WM8995_AIF1DAC2_EQ_B5_B_WIDTH 16 /* AIF1DAC2_EQ_B5_B - [15:0] */
/*
* R1203 (0x4B3) - AIF1 DAC2 EQ Band 5 PG
*/
#define WM8995_AIF1DAC2_EQ_B5_PG_MASK 0xFFFF /* AIF1DAC2_EQ_B5_PG - [15:0] */
#define WM8995_AIF1DAC2_EQ_B5_PG_SHIFT 0 /* AIF1DAC2_EQ_B5_PG - [15:0] */
#define WM8995_AIF1DAC2_EQ_B5_PG_WIDTH 16 /* AIF1DAC2_EQ_B5_PG - [15:0] */
/*
* R1280 (0x500) - AIF2 ADC Left Volume
*/
#define WM8995_AIF2ADC_VU 0x0100 /* AIF2ADC_VU */
#define WM8995_AIF2ADC_VU_MASK 0x0100 /* AIF2ADC_VU */
#define WM8995_AIF2ADC_VU_SHIFT 8 /* AIF2ADC_VU */
#define WM8995_AIF2ADC_VU_WIDTH 1 /* AIF2ADC_VU */
#define WM8995_AIF2ADCL_VOL_MASK 0x00FF /* AIF2ADCL_VOL - [7:0] */
#define WM8995_AIF2ADCL_VOL_SHIFT 0 /* AIF2ADCL_VOL - [7:0] */
#define WM8995_AIF2ADCL_VOL_WIDTH 8 /* AIF2ADCL_VOL - [7:0] */
/*
* R1281 (0x501) - AIF2 ADC Right Volume
*/
#define WM8995_AIF2ADC_VU 0x0100 /* AIF2ADC_VU */
#define WM8995_AIF2ADC_VU_MASK 0x0100 /* AIF2ADC_VU */
#define WM8995_AIF2ADC_VU_SHIFT 8 /* AIF2ADC_VU */
#define WM8995_AIF2ADC_VU_WIDTH 1 /* AIF2ADC_VU */
#define WM8995_AIF2ADCR_VOL_MASK 0x00FF /* AIF2ADCR_VOL - [7:0] */
#define WM8995_AIF2ADCR_VOL_SHIFT 0 /* AIF2ADCR_VOL - [7:0] */
#define WM8995_AIF2ADCR_VOL_WIDTH 8 /* AIF2ADCR_VOL - [7:0] */
/*
* R1282 (0x502) - AIF2 DAC Left Volume
*/
#define WM8995_AIF2DAC_VU 0x0100 /* AIF2DAC_VU */
#define WM8995_AIF2DAC_VU_MASK 0x0100 /* AIF2DAC_VU */
#define WM8995_AIF2DAC_VU_SHIFT 8 /* AIF2DAC_VU */
#define WM8995_AIF2DAC_VU_WIDTH 1 /* AIF2DAC_VU */
#define WM8995_AIF2DACL_VOL_MASK 0x00FF /* AIF2DACL_VOL - [7:0] */
#define WM8995_AIF2DACL_VOL_SHIFT 0 /* AIF2DACL_VOL - [7:0] */
#define WM8995_AIF2DACL_VOL_WIDTH 8 /* AIF2DACL_VOL - [7:0] */
/*
* R1283 (0x503) - AIF2 DAC Right Volume
*/
#define WM8995_AIF2DAC_VU 0x0100 /* AIF2DAC_VU */
#define WM8995_AIF2DAC_VU_MASK 0x0100 /* AIF2DAC_VU */
#define WM8995_AIF2DAC_VU_SHIFT 8 /* AIF2DAC_VU */
#define WM8995_AIF2DAC_VU_WIDTH 1 /* AIF2DAC_VU */
#define WM8995_AIF2DACR_VOL_MASK 0x00FF /* AIF2DACR_VOL - [7:0] */
#define WM8995_AIF2DACR_VOL_SHIFT 0 /* AIF2DACR_VOL - [7:0] */
#define WM8995_AIF2DACR_VOL_WIDTH 8 /* AIF2DACR_VOL - [7:0] */
/*
* R1296 (0x510) - AIF2 ADC Filters
*/
#define WM8995_AIF2ADC_4FS 0x8000 /* AIF2ADC_4FS */
#define WM8995_AIF2ADC_4FS_MASK 0x8000 /* AIF2ADC_4FS */
#define WM8995_AIF2ADC_4FS_SHIFT 15 /* AIF2ADC_4FS */
#define WM8995_AIF2ADC_4FS_WIDTH 1 /* AIF2ADC_4FS */
#define WM8995_AIF2ADCL_HPF 0x1000 /* AIF2ADCL_HPF */
#define WM8995_AIF2ADCL_HPF_MASK 0x1000 /* AIF2ADCL_HPF */
#define WM8995_AIF2ADCL_HPF_SHIFT 12 /* AIF2ADCL_HPF */
#define WM8995_AIF2ADCL_HPF_WIDTH 1 /* AIF2ADCL_HPF */
#define WM8995_AIF2ADCR_HPF 0x0800 /* AIF2ADCR_HPF */
#define WM8995_AIF2ADCR_HPF_MASK 0x0800 /* AIF2ADCR_HPF */
#define WM8995_AIF2ADCR_HPF_SHIFT 11 /* AIF2ADCR_HPF */
#define WM8995_AIF2ADCR_HPF_WIDTH 1 /* AIF2ADCR_HPF */
#define WM8995_AIF2ADC_HPF_MODE 0x0008 /* AIF2ADC_HPF_MODE */
#define WM8995_AIF2ADC_HPF_MODE_MASK 0x0008 /* AIF2ADC_HPF_MODE */
#define WM8995_AIF2ADC_HPF_MODE_SHIFT 3 /* AIF2ADC_HPF_MODE */
#define WM8995_AIF2ADC_HPF_MODE_WIDTH 1 /* AIF2ADC_HPF_MODE */
#define WM8995_AIF2ADC_HPF_CUT_MASK 0x0007 /* AIF2ADC_HPF_CUT - [2:0] */
#define WM8995_AIF2ADC_HPF_CUT_SHIFT 0 /* AIF2ADC_HPF_CUT - [2:0] */
#define WM8995_AIF2ADC_HPF_CUT_WIDTH 3 /* AIF2ADC_HPF_CUT - [2:0] */
/*
* R1312 (0x520) - AIF2 DAC Filters (1)
*/
#define WM8995_AIF2DAC_MUTE 0x0200 /* AIF2DAC_MUTE */
#define WM8995_AIF2DAC_MUTE_MASK 0x0200 /* AIF2DAC_MUTE */
#define WM8995_AIF2DAC_MUTE_SHIFT 9 /* AIF2DAC_MUTE */
#define WM8995_AIF2DAC_MUTE_WIDTH 1 /* AIF2DAC_MUTE */
#define WM8995_AIF2DAC_MONO 0x0080 /* AIF2DAC_MONO */
#define WM8995_AIF2DAC_MONO_MASK 0x0080 /* AIF2DAC_MONO */
#define WM8995_AIF2DAC_MONO_SHIFT 7 /* AIF2DAC_MONO */
#define WM8995_AIF2DAC_MONO_WIDTH 1 /* AIF2DAC_MONO */
#define WM8995_AIF2DAC_MUTERATE 0x0020 /* AIF2DAC_MUTERATE */
#define WM8995_AIF2DAC_MUTERATE_MASK 0x0020 /* AIF2DAC_MUTERATE */
#define WM8995_AIF2DAC_MUTERATE_SHIFT 5 /* AIF2DAC_MUTERATE */
#define WM8995_AIF2DAC_MUTERATE_WIDTH 1 /* AIF2DAC_MUTERATE */
#define WM8995_AIF2DAC_UNMUTE_RAMP 0x0010 /* AIF2DAC_UNMUTE_RAMP */
#define WM8995_AIF2DAC_UNMUTE_RAMP_MASK 0x0010 /* AIF2DAC_UNMUTE_RAMP */
#define WM8995_AIF2DAC_UNMUTE_RAMP_SHIFT 4 /* AIF2DAC_UNMUTE_RAMP */
#define WM8995_AIF2DAC_UNMUTE_RAMP_WIDTH 1 /* AIF2DAC_UNMUTE_RAMP */
#define WM8995_AIF2DAC_DEEMP_MASK 0x0006 /* AIF2DAC_DEEMP - [2:1] */
#define WM8995_AIF2DAC_DEEMP_SHIFT 1 /* AIF2DAC_DEEMP - [2:1] */
#define WM8995_AIF2DAC_DEEMP_WIDTH 2 /* AIF2DAC_DEEMP - [2:1] */
/*
* R1313 (0x521) - AIF2 DAC Filters (2)
*/
#define WM8995_AIF2DAC_3D_GAIN_MASK 0x3E00 /* AIF2DAC_3D_GAIN - [13:9] */
#define WM8995_AIF2DAC_3D_GAIN_SHIFT 9 /* AIF2DAC_3D_GAIN - [13:9] */
#define WM8995_AIF2DAC_3D_GAIN_WIDTH 5 /* AIF2DAC_3D_GAIN - [13:9] */
#define WM8995_AIF2DAC_3D_ENA 0x0100 /* AIF2DAC_3D_ENA */
#define WM8995_AIF2DAC_3D_ENA_MASK 0x0100 /* AIF2DAC_3D_ENA */
#define WM8995_AIF2DAC_3D_ENA_SHIFT 8 /* AIF2DAC_3D_ENA */
#define WM8995_AIF2DAC_3D_ENA_WIDTH 1 /* AIF2DAC_3D_ENA */
/*
* R1344 (0x540) - AIF2 DRC (1)
*/
#define WM8995_AIF2DRC_SIG_DET_RMS_MASK 0xF800 /* AIF2DRC_SIG_DET_RMS - [15:11] */
#define WM8995_AIF2DRC_SIG_DET_RMS_SHIFT 11 /* AIF2DRC_SIG_DET_RMS - [15:11] */
#define WM8995_AIF2DRC_SIG_DET_RMS_WIDTH 5 /* AIF2DRC_SIG_DET_RMS - [15:11] */
#define WM8995_AIF2DRC_SIG_DET_PK_MASK 0x0600 /* AIF2DRC_SIG_DET_PK - [10:9] */
#define WM8995_AIF2DRC_SIG_DET_PK_SHIFT 9 /* AIF2DRC_SIG_DET_PK - [10:9] */
#define WM8995_AIF2DRC_SIG_DET_PK_WIDTH 2 /* AIF2DRC_SIG_DET_PK - [10:9] */
#define WM8995_AIF2DRC_NG_ENA 0x0100 /* AIF2DRC_NG_ENA */
#define WM8995_AIF2DRC_NG_ENA_MASK 0x0100 /* AIF2DRC_NG_ENA */
#define WM8995_AIF2DRC_NG_ENA_SHIFT 8 /* AIF2DRC_NG_ENA */
#define WM8995_AIF2DRC_NG_ENA_WIDTH 1 /* AIF2DRC_NG_ENA */
#define WM8995_AIF2DRC_SIG_DET_MODE 0x0080 /* AIF2DRC_SIG_DET_MODE */
#define WM8995_AIF2DRC_SIG_DET_MODE_MASK 0x0080 /* AIF2DRC_SIG_DET_MODE */
#define WM8995_AIF2DRC_SIG_DET_MODE_SHIFT 7 /* AIF2DRC_SIG_DET_MODE */
#define WM8995_AIF2DRC_SIG_DET_MODE_WIDTH 1 /* AIF2DRC_SIG_DET_MODE */
#define WM8995_AIF2DRC_SIG_DET 0x0040 /* AIF2DRC_SIG_DET */
#define WM8995_AIF2DRC_SIG_DET_MASK 0x0040 /* AIF2DRC_SIG_DET */
#define WM8995_AIF2DRC_SIG_DET_SHIFT 6 /* AIF2DRC_SIG_DET */
#define WM8995_AIF2DRC_SIG_DET_WIDTH 1 /* AIF2DRC_SIG_DET */
#define WM8995_AIF2DRC_KNEE2_OP_ENA 0x0020 /* AIF2DRC_KNEE2_OP_ENA */
#define WM8995_AIF2DRC_KNEE2_OP_ENA_MASK 0x0020 /* AIF2DRC_KNEE2_OP_ENA */
#define WM8995_AIF2DRC_KNEE2_OP_ENA_SHIFT 5 /* AIF2DRC_KNEE2_OP_ENA */
#define WM8995_AIF2DRC_KNEE2_OP_ENA_WIDTH 1 /* AIF2DRC_KNEE2_OP_ENA */
#define WM8995_AIF2DRC_QR 0x0010 /* AIF2DRC_QR */
#define WM8995_AIF2DRC_QR_MASK 0x0010 /* AIF2DRC_QR */
#define WM8995_AIF2DRC_QR_SHIFT 4 /* AIF2DRC_QR */
#define WM8995_AIF2DRC_QR_WIDTH 1 /* AIF2DRC_QR */
#define WM8995_AIF2DRC_ANTICLIP 0x0008 /* AIF2DRC_ANTICLIP */
#define WM8995_AIF2DRC_ANTICLIP_MASK 0x0008 /* AIF2DRC_ANTICLIP */
#define WM8995_AIF2DRC_ANTICLIP_SHIFT 3 /* AIF2DRC_ANTICLIP */
#define WM8995_AIF2DRC_ANTICLIP_WIDTH 1 /* AIF2DRC_ANTICLIP */
#define WM8995_AIF2DAC_DRC_ENA 0x0004 /* AIF2DAC_DRC_ENA */
#define WM8995_AIF2DAC_DRC_ENA_MASK 0x0004 /* AIF2DAC_DRC_ENA */
#define WM8995_AIF2DAC_DRC_ENA_SHIFT 2 /* AIF2DAC_DRC_ENA */
#define WM8995_AIF2DAC_DRC_ENA_WIDTH 1 /* AIF2DAC_DRC_ENA */
#define WM8995_AIF2ADCL_DRC_ENA 0x0002 /* AIF2ADCL_DRC_ENA */
#define WM8995_AIF2ADCL_DRC_ENA_MASK 0x0002 /* AIF2ADCL_DRC_ENA */
#define WM8995_AIF2ADCL_DRC_ENA_SHIFT 1 /* AIF2ADCL_DRC_ENA */
#define WM8995_AIF2ADCL_DRC_ENA_WIDTH 1 /* AIF2ADCL_DRC_ENA */
#define WM8995_AIF2ADCR_DRC_ENA 0x0001 /* AIF2ADCR_DRC_ENA */
#define WM8995_AIF2ADCR_DRC_ENA_MASK 0x0001 /* AIF2ADCR_DRC_ENA */
#define WM8995_AIF2ADCR_DRC_ENA_SHIFT 0 /* AIF2ADCR_DRC_ENA */
#define WM8995_AIF2ADCR_DRC_ENA_WIDTH 1 /* AIF2ADCR_DRC_ENA */
/*
* R1345 (0x541) - AIF2 DRC (2)
*/
#define WM8995_AIF2DRC_ATK_MASK 0x1E00 /* AIF2DRC_ATK - [12:9] */
#define WM8995_AIF2DRC_ATK_SHIFT 9 /* AIF2DRC_ATK - [12:9] */
#define WM8995_AIF2DRC_ATK_WIDTH 4 /* AIF2DRC_ATK - [12:9] */
#define WM8995_AIF2DRC_DCY_MASK 0x01E0 /* AIF2DRC_DCY - [8:5] */
#define WM8995_AIF2DRC_DCY_SHIFT 5 /* AIF2DRC_DCY - [8:5] */
#define WM8995_AIF2DRC_DCY_WIDTH 4 /* AIF2DRC_DCY - [8:5] */
#define WM8995_AIF2DRC_MINGAIN_MASK 0x001C /* AIF2DRC_MINGAIN - [4:2] */
#define WM8995_AIF2DRC_MINGAIN_SHIFT 2 /* AIF2DRC_MINGAIN - [4:2] */
#define WM8995_AIF2DRC_MINGAIN_WIDTH 3 /* AIF2DRC_MINGAIN - [4:2] */
#define WM8995_AIF2DRC_MAXGAIN_MASK 0x0003 /* AIF2DRC_MAXGAIN - [1:0] */
#define WM8995_AIF2DRC_MAXGAIN_SHIFT 0 /* AIF2DRC_MAXGAIN - [1:0] */
#define WM8995_AIF2DRC_MAXGAIN_WIDTH 2 /* AIF2DRC_MAXGAIN - [1:0] */
/*
* R1346 (0x542) - AIF2 DRC (3)
*/
#define WM8995_AIF2DRC_NG_MINGAIN_MASK 0xF000 /* AIF2DRC_NG_MINGAIN - [15:12] */
#define WM8995_AIF2DRC_NG_MINGAIN_SHIFT 12 /* AIF2DRC_NG_MINGAIN - [15:12] */
#define WM8995_AIF2DRC_NG_MINGAIN_WIDTH 4 /* AIF2DRC_NG_MINGAIN - [15:12] */
#define WM8995_AIF2DRC_NG_EXP_MASK 0x0C00 /* AIF2DRC_NG_EXP - [11:10] */
#define WM8995_AIF2DRC_NG_EXP_SHIFT 10 /* AIF2DRC_NG_EXP - [11:10] */
#define WM8995_AIF2DRC_NG_EXP_WIDTH 2 /* AIF2DRC_NG_EXP - [11:10] */
#define WM8995_AIF2DRC_QR_THR_MASK 0x0300 /* AIF2DRC_QR_THR - [9:8] */
#define WM8995_AIF2DRC_QR_THR_SHIFT 8 /* AIF2DRC_QR_THR - [9:8] */
#define WM8995_AIF2DRC_QR_THR_WIDTH 2 /* AIF2DRC_QR_THR - [9:8] */
#define WM8995_AIF2DRC_QR_DCY_MASK 0x00C0 /* AIF2DRC_QR_DCY - [7:6] */
#define WM8995_AIF2DRC_QR_DCY_SHIFT 6 /* AIF2DRC_QR_DCY - [7:6] */
#define WM8995_AIF2DRC_QR_DCY_WIDTH 2 /* AIF2DRC_QR_DCY - [7:6] */
#define WM8995_AIF2DRC_HI_COMP_MASK 0x0038 /* AIF2DRC_HI_COMP - [5:3] */
#define WM8995_AIF2DRC_HI_COMP_SHIFT 3 /* AIF2DRC_HI_COMP - [5:3] */
#define WM8995_AIF2DRC_HI_COMP_WIDTH 3 /* AIF2DRC_HI_COMP - [5:3] */
#define WM8995_AIF2DRC_LO_COMP_MASK 0x0007 /* AIF2DRC_LO_COMP - [2:0] */
#define WM8995_AIF2DRC_LO_COMP_SHIFT 0 /* AIF2DRC_LO_COMP - [2:0] */
#define WM8995_AIF2DRC_LO_COMP_WIDTH 3 /* AIF2DRC_LO_COMP - [2:0] */
/*
* R1347 (0x543) - AIF2 DRC (4)
*/
#define WM8995_AIF2DRC_KNEE_IP_MASK 0x07E0 /* AIF2DRC_KNEE_IP - [10:5] */
#define WM8995_AIF2DRC_KNEE_IP_SHIFT 5 /* AIF2DRC_KNEE_IP - [10:5] */
#define WM8995_AIF2DRC_KNEE_IP_WIDTH 6 /* AIF2DRC_KNEE_IP - [10:5] */
#define WM8995_AIF2DRC_KNEE_OP_MASK 0x001F /* AIF2DRC_KNEE_OP - [4:0] */
#define WM8995_AIF2DRC_KNEE_OP_SHIFT 0 /* AIF2DRC_KNEE_OP - [4:0] */
#define WM8995_AIF2DRC_KNEE_OP_WIDTH 5 /* AIF2DRC_KNEE_OP - [4:0] */
/*
* R1348 (0x544) - AIF2 DRC (5)
*/
#define WM8995_AIF2DRC_KNEE2_IP_MASK 0x03E0 /* AIF2DRC_KNEE2_IP - [9:5] */
#define WM8995_AIF2DRC_KNEE2_IP_SHIFT 5 /* AIF2DRC_KNEE2_IP - [9:5] */
#define WM8995_AIF2DRC_KNEE2_IP_WIDTH 5 /* AIF2DRC_KNEE2_IP - [9:5] */
#define WM8995_AIF2DRC_KNEE2_OP_MASK 0x001F /* AIF2DRC_KNEE2_OP - [4:0] */
#define WM8995_AIF2DRC_KNEE2_OP_SHIFT 0 /* AIF2DRC_KNEE2_OP - [4:0] */
#define WM8995_AIF2DRC_KNEE2_OP_WIDTH 5 /* AIF2DRC_KNEE2_OP - [4:0] */
/*
* R1408 (0x580) - AIF2 EQ Gains (1)
*/
#define WM8995_AIF2DAC_EQ_B1_GAIN_MASK 0xF800 /* AIF2DAC_EQ_B1_GAIN - [15:11] */
#define WM8995_AIF2DAC_EQ_B1_GAIN_SHIFT 11 /* AIF2DAC_EQ_B1_GAIN - [15:11] */
#define WM8995_AIF2DAC_EQ_B1_GAIN_WIDTH 5 /* AIF2DAC_EQ_B1_GAIN - [15:11] */
#define WM8995_AIF2DAC_EQ_B2_GAIN_MASK 0x07C0 /* AIF2DAC_EQ_B2_GAIN - [10:6] */
#define WM8995_AIF2DAC_EQ_B2_GAIN_SHIFT 6 /* AIF2DAC_EQ_B2_GAIN - [10:6] */
#define WM8995_AIF2DAC_EQ_B2_GAIN_WIDTH 5 /* AIF2DAC_EQ_B2_GAIN - [10:6] */
#define WM8995_AIF2DAC_EQ_B3_GAIN_MASK 0x003E /* AIF2DAC_EQ_B3_GAIN - [5:1] */
#define WM8995_AIF2DAC_EQ_B3_GAIN_SHIFT 1 /* AIF2DAC_EQ_B3_GAIN - [5:1] */
#define WM8995_AIF2DAC_EQ_B3_GAIN_WIDTH 5 /* AIF2DAC_EQ_B3_GAIN - [5:1] */
#define WM8995_AIF2DAC_EQ_ENA 0x0001 /* AIF2DAC_EQ_ENA */
#define WM8995_AIF2DAC_EQ_ENA_MASK 0x0001 /* AIF2DAC_EQ_ENA */
#define WM8995_AIF2DAC_EQ_ENA_SHIFT 0 /* AIF2DAC_EQ_ENA */
#define WM8995_AIF2DAC_EQ_ENA_WIDTH 1 /* AIF2DAC_EQ_ENA */
/*
* R1409 (0x581) - AIF2 EQ Gains (2)
*/
#define WM8995_AIF2DAC_EQ_B4_GAIN_MASK 0xF800 /* AIF2DAC_EQ_B4_GAIN - [15:11] */
#define WM8995_AIF2DAC_EQ_B4_GAIN_SHIFT 11 /* AIF2DAC_EQ_B4_GAIN - [15:11] */
#define WM8995_AIF2DAC_EQ_B4_GAIN_WIDTH 5 /* AIF2DAC_EQ_B4_GAIN - [15:11] */
#define WM8995_AIF2DAC_EQ_B5_GAIN_MASK 0x07C0 /* AIF2DAC_EQ_B5_GAIN - [10:6] */
#define WM8995_AIF2DAC_EQ_B5_GAIN_SHIFT 6 /* AIF2DAC_EQ_B5_GAIN - [10:6] */
#define WM8995_AIF2DAC_EQ_B5_GAIN_WIDTH 5 /* AIF2DAC_EQ_B5_GAIN - [10:6] */
/*
* R1410 (0x582) - AIF2 EQ Band 1 A
*/
#define WM8995_AIF2DAC_EQ_B1_A_MASK 0xFFFF /* AIF2DAC_EQ_B1_A - [15:0] */
#define WM8995_AIF2DAC_EQ_B1_A_SHIFT 0 /* AIF2DAC_EQ_B1_A - [15:0] */
#define WM8995_AIF2DAC_EQ_B1_A_WIDTH 16 /* AIF2DAC_EQ_B1_A - [15:0] */
/*
* R1411 (0x583) - AIF2 EQ Band 1 B
*/
#define WM8995_AIF2DAC_EQ_B1_B_MASK 0xFFFF /* AIF2DAC_EQ_B1_B - [15:0] */
#define WM8995_AIF2DAC_EQ_B1_B_SHIFT 0 /* AIF2DAC_EQ_B1_B - [15:0] */
#define WM8995_AIF2DAC_EQ_B1_B_WIDTH 16 /* AIF2DAC_EQ_B1_B - [15:0] */
/*
* R1412 (0x584) - AIF2 EQ Band 1 PG
*/
#define WM8995_AIF2DAC_EQ_B1_PG_MASK 0xFFFF /* AIF2DAC_EQ_B1_PG - [15:0] */
#define WM8995_AIF2DAC_EQ_B1_PG_SHIFT 0 /* AIF2DAC_EQ_B1_PG - [15:0] */
#define WM8995_AIF2DAC_EQ_B1_PG_WIDTH 16 /* AIF2DAC_EQ_B1_PG - [15:0] */
/*
* R1413 (0x585) - AIF2 EQ Band 2 A
*/
#define WM8995_AIF2DAC_EQ_B2_A_MASK 0xFFFF /* AIF2DAC_EQ_B2_A - [15:0] */
#define WM8995_AIF2DAC_EQ_B2_A_SHIFT 0 /* AIF2DAC_EQ_B2_A - [15:0] */
#define WM8995_AIF2DAC_EQ_B2_A_WIDTH 16 /* AIF2DAC_EQ_B2_A - [15:0] */
/*
* R1414 (0x586) - AIF2 EQ Band 2 B
*/
#define WM8995_AIF2DAC_EQ_B2_B_MASK 0xFFFF /* AIF2DAC_EQ_B2_B - [15:0] */
#define WM8995_AIF2DAC_EQ_B2_B_SHIFT 0 /* AIF2DAC_EQ_B2_B - [15:0] */
#define WM8995_AIF2DAC_EQ_B2_B_WIDTH 16 /* AIF2DAC_EQ_B2_B - [15:0] */
/*
* R1415 (0x587) - AIF2 EQ Band 2 C
*/
#define WM8995_AIF2DAC_EQ_B2_C_MASK 0xFFFF /* AIF2DAC_EQ_B2_C - [15:0] */
#define WM8995_AIF2DAC_EQ_B2_C_SHIFT 0 /* AIF2DAC_EQ_B2_C - [15:0] */
#define WM8995_AIF2DAC_EQ_B2_C_WIDTH 16 /* AIF2DAC_EQ_B2_C - [15:0] */
/*
* R1416 (0x588) - AIF2 EQ Band 2 PG
*/
#define WM8995_AIF2DAC_EQ_B2_PG_MASK 0xFFFF /* AIF2DAC_EQ_B2_PG - [15:0] */
#define WM8995_AIF2DAC_EQ_B2_PG_SHIFT 0 /* AIF2DAC_EQ_B2_PG - [15:0] */
#define WM8995_AIF2DAC_EQ_B2_PG_WIDTH 16 /* AIF2DAC_EQ_B2_PG - [15:0] */
/*
* R1417 (0x589) - AIF2 EQ Band 3 A
*/
#define WM8995_AIF2DAC_EQ_B3_A_MASK 0xFFFF /* AIF2DAC_EQ_B3_A - [15:0] */
#define WM8995_AIF2DAC_EQ_B3_A_SHIFT 0 /* AIF2DAC_EQ_B3_A - [15:0] */
#define WM8995_AIF2DAC_EQ_B3_A_WIDTH 16 /* AIF2DAC_EQ_B3_A - [15:0] */
/*
* R1418 (0x58A) - AIF2 EQ Band 3 B
*/
#define WM8995_AIF2DAC_EQ_B3_B_MASK 0xFFFF /* AIF2DAC_EQ_B3_B - [15:0] */
#define WM8995_AIF2DAC_EQ_B3_B_SHIFT 0 /* AIF2DAC_EQ_B3_B - [15:0] */
#define WM8995_AIF2DAC_EQ_B3_B_WIDTH 16 /* AIF2DAC_EQ_B3_B - [15:0] */
/*
* R1419 (0x58B) - AIF2 EQ Band 3 C
*/
#define WM8995_AIF2DAC_EQ_B3_C_MASK 0xFFFF /* AIF2DAC_EQ_B3_C - [15:0] */
#define WM8995_AIF2DAC_EQ_B3_C_SHIFT 0 /* AIF2DAC_EQ_B3_C - [15:0] */
#define WM8995_AIF2DAC_EQ_B3_C_WIDTH 16 /* AIF2DAC_EQ_B3_C - [15:0] */
/*
* R1420 (0x58C) - AIF2 EQ Band 3 PG
*/
#define WM8995_AIF2DAC_EQ_B3_PG_MASK 0xFFFF /* AIF2DAC_EQ_B3_PG - [15:0] */
#define WM8995_AIF2DAC_EQ_B3_PG_SHIFT 0 /* AIF2DAC_EQ_B3_PG - [15:0] */
#define WM8995_AIF2DAC_EQ_B3_PG_WIDTH 16 /* AIF2DAC_EQ_B3_PG - [15:0] */
/*
* R1421 (0x58D) - AIF2 EQ Band 4 A
*/
#define WM8995_AIF2DAC_EQ_B4_A_MASK 0xFFFF /* AIF2DAC_EQ_B4_A - [15:0] */
#define WM8995_AIF2DAC_EQ_B4_A_SHIFT 0 /* AIF2DAC_EQ_B4_A - [15:0] */
#define WM8995_AIF2DAC_EQ_B4_A_WIDTH 16 /* AIF2DAC_EQ_B4_A - [15:0] */
/*
* R1422 (0x58E) - AIF2 EQ Band 4 B
*/
#define WM8995_AIF2DAC_EQ_B4_B_MASK 0xFFFF /* AIF2DAC_EQ_B4_B - [15:0] */
#define WM8995_AIF2DAC_EQ_B4_B_SHIFT 0 /* AIF2DAC_EQ_B4_B - [15:0] */
#define WM8995_AIF2DAC_EQ_B4_B_WIDTH 16 /* AIF2DAC_EQ_B4_B - [15:0] */
/*
* R1423 (0x58F) - AIF2 EQ Band 4 C
*/
#define WM8995_AIF2DAC_EQ_B4_C_MASK 0xFFFF /* AIF2DAC_EQ_B4_C - [15:0] */
#define WM8995_AIF2DAC_EQ_B4_C_SHIFT 0 /* AIF2DAC_EQ_B4_C - [15:0] */
#define WM8995_AIF2DAC_EQ_B4_C_WIDTH 16 /* AIF2DAC_EQ_B4_C - [15:0] */
/*
* R1424 (0x590) - AIF2 EQ Band 4 PG
*/
#define WM8995_AIF2DAC_EQ_B4_PG_MASK 0xFFFF /* AIF2DAC_EQ_B4_PG - [15:0] */
#define WM8995_AIF2DAC_EQ_B4_PG_SHIFT 0 /* AIF2DAC_EQ_B4_PG - [15:0] */
#define WM8995_AIF2DAC_EQ_B4_PG_WIDTH 16 /* AIF2DAC_EQ_B4_PG - [15:0] */
/*
* R1425 (0x591) - AIF2 EQ Band 5 A
*/
#define WM8995_AIF2DAC_EQ_B5_A_MASK 0xFFFF /* AIF2DAC_EQ_B5_A - [15:0] */
#define WM8995_AIF2DAC_EQ_B5_A_SHIFT 0 /* AIF2DAC_EQ_B5_A - [15:0] */
#define WM8995_AIF2DAC_EQ_B5_A_WIDTH 16 /* AIF2DAC_EQ_B5_A - [15:0] */
/*
* R1426 (0x592) - AIF2 EQ Band 5 B
*/
#define WM8995_AIF2DAC_EQ_B5_B_MASK 0xFFFF /* AIF2DAC_EQ_B5_B - [15:0] */
#define WM8995_AIF2DAC_EQ_B5_B_SHIFT 0 /* AIF2DAC_EQ_B5_B - [15:0] */
#define WM8995_AIF2DAC_EQ_B5_B_WIDTH 16 /* AIF2DAC_EQ_B5_B - [15:0] */
/*
* R1427 (0x593) - AIF2 EQ Band 5 PG
*/
#define WM8995_AIF2DAC_EQ_B5_PG_MASK 0xFFFF /* AIF2DAC_EQ_B5_PG - [15:0] */
#define WM8995_AIF2DAC_EQ_B5_PG_SHIFT 0 /* AIF2DAC_EQ_B5_PG - [15:0] */
#define WM8995_AIF2DAC_EQ_B5_PG_WIDTH 16 /* AIF2DAC_EQ_B5_PG - [15:0] */
/*
* R1536 (0x600) - DAC1 Mixer Volumes
*/
#define WM8995_ADCR_DAC1_VOL_MASK 0x03E0 /* ADCR_DAC1_VOL - [9:5] */
#define WM8995_ADCR_DAC1_VOL_SHIFT 5 /* ADCR_DAC1_VOL - [9:5] */
#define WM8995_ADCR_DAC1_VOL_WIDTH 5 /* ADCR_DAC1_VOL - [9:5] */
#define WM8995_ADCL_DAC1_VOL_MASK 0x001F /* ADCL_DAC1_VOL - [4:0] */
#define WM8995_ADCL_DAC1_VOL_SHIFT 0 /* ADCL_DAC1_VOL - [4:0] */
#define WM8995_ADCL_DAC1_VOL_WIDTH 5 /* ADCL_DAC1_VOL - [4:0] */
/*
* R1537 (0x601) - DAC1 Left Mixer Routing
*/
#define WM8995_ADCR_TO_DAC1L 0x0020 /* ADCR_TO_DAC1L */
#define WM8995_ADCR_TO_DAC1L_MASK 0x0020 /* ADCR_TO_DAC1L */
#define WM8995_ADCR_TO_DAC1L_SHIFT 5 /* ADCR_TO_DAC1L */
#define WM8995_ADCR_TO_DAC1L_WIDTH 1 /* ADCR_TO_DAC1L */
#define WM8995_ADCL_TO_DAC1L 0x0010 /* ADCL_TO_DAC1L */
#define WM8995_ADCL_TO_DAC1L_MASK 0x0010 /* ADCL_TO_DAC1L */
#define WM8995_ADCL_TO_DAC1L_SHIFT 4 /* ADCL_TO_DAC1L */
#define WM8995_ADCL_TO_DAC1L_WIDTH 1 /* ADCL_TO_DAC1L */
#define WM8995_AIF2DACL_TO_DAC1L 0x0004 /* AIF2DACL_TO_DAC1L */
#define WM8995_AIF2DACL_TO_DAC1L_MASK 0x0004 /* AIF2DACL_TO_DAC1L */
#define WM8995_AIF2DACL_TO_DAC1L_SHIFT 2 /* AIF2DACL_TO_DAC1L */
#define WM8995_AIF2DACL_TO_DAC1L_WIDTH 1 /* AIF2DACL_TO_DAC1L */
#define WM8995_AIF1DAC2L_TO_DAC1L 0x0002 /* AIF1DAC2L_TO_DAC1L */
#define WM8995_AIF1DAC2L_TO_DAC1L_MASK 0x0002 /* AIF1DAC2L_TO_DAC1L */
#define WM8995_AIF1DAC2L_TO_DAC1L_SHIFT 1 /* AIF1DAC2L_TO_DAC1L */
#define WM8995_AIF1DAC2L_TO_DAC1L_WIDTH 1 /* AIF1DAC2L_TO_DAC1L */
#define WM8995_AIF1DAC1L_TO_DAC1L 0x0001 /* AIF1DAC1L_TO_DAC1L */
#define WM8995_AIF1DAC1L_TO_DAC1L_MASK 0x0001 /* AIF1DAC1L_TO_DAC1L */
#define WM8995_AIF1DAC1L_TO_DAC1L_SHIFT 0 /* AIF1DAC1L_TO_DAC1L */
#define WM8995_AIF1DAC1L_TO_DAC1L_WIDTH 1 /* AIF1DAC1L_TO_DAC1L */
/*
* R1538 (0x602) - DAC1 Right Mixer Routing
*/
#define WM8995_ADCR_TO_DAC1R 0x0020 /* ADCR_TO_DAC1R */
#define WM8995_ADCR_TO_DAC1R_MASK 0x0020 /* ADCR_TO_DAC1R */
#define WM8995_ADCR_TO_DAC1R_SHIFT 5 /* ADCR_TO_DAC1R */
#define WM8995_ADCR_TO_DAC1R_WIDTH 1 /* ADCR_TO_DAC1R */
#define WM8995_ADCL_TO_DAC1R 0x0010 /* ADCL_TO_DAC1R */
#define WM8995_ADCL_TO_DAC1R_MASK 0x0010 /* ADCL_TO_DAC1R */
#define WM8995_ADCL_TO_DAC1R_SHIFT 4 /* ADCL_TO_DAC1R */
#define WM8995_ADCL_TO_DAC1R_WIDTH 1 /* ADCL_TO_DAC1R */
#define WM8995_AIF2DACR_TO_DAC1R 0x0004 /* AIF2DACR_TO_DAC1R */
#define WM8995_AIF2DACR_TO_DAC1R_MASK 0x0004 /* AIF2DACR_TO_DAC1R */
#define WM8995_AIF2DACR_TO_DAC1R_SHIFT 2 /* AIF2DACR_TO_DAC1R */
#define WM8995_AIF2DACR_TO_DAC1R_WIDTH 1 /* AIF2DACR_TO_DAC1R */
#define WM8995_AIF1DAC2R_TO_DAC1R 0x0002 /* AIF1DAC2R_TO_DAC1R */
#define WM8995_AIF1DAC2R_TO_DAC1R_MASK 0x0002 /* AIF1DAC2R_TO_DAC1R */
#define WM8995_AIF1DAC2R_TO_DAC1R_SHIFT 1 /* AIF1DAC2R_TO_DAC1R */
#define WM8995_AIF1DAC2R_TO_DAC1R_WIDTH 1 /* AIF1DAC2R_TO_DAC1R */
#define WM8995_AIF1DAC1R_TO_DAC1R 0x0001 /* AIF1DAC1R_TO_DAC1R */
#define WM8995_AIF1DAC1R_TO_DAC1R_MASK 0x0001 /* AIF1DAC1R_TO_DAC1R */
#define WM8995_AIF1DAC1R_TO_DAC1R_SHIFT 0 /* AIF1DAC1R_TO_DAC1R */
#define WM8995_AIF1DAC1R_TO_DAC1R_WIDTH 1 /* AIF1DAC1R_TO_DAC1R */
/*
* R1539 (0x603) - DAC2 Mixer Volumes
*/
#define WM8995_ADCR_DAC2_VOL_MASK 0x03E0 /* ADCR_DAC2_VOL - [9:5] */
#define WM8995_ADCR_DAC2_VOL_SHIFT 5 /* ADCR_DAC2_VOL - [9:5] */
#define WM8995_ADCR_DAC2_VOL_WIDTH 5 /* ADCR_DAC2_VOL - [9:5] */
#define WM8995_ADCL_DAC2_VOL_MASK 0x001F /* ADCL_DAC2_VOL - [4:0] */
#define WM8995_ADCL_DAC2_VOL_SHIFT 0 /* ADCL_DAC2_VOL - [4:0] */
#define WM8995_ADCL_DAC2_VOL_WIDTH 5 /* ADCL_DAC2_VOL - [4:0] */
/*
* R1540 (0x604) - DAC2 Left Mixer Routing
*/
#define WM8995_ADCR_TO_DAC2L 0x0020 /* ADCR_TO_DAC2L */
#define WM8995_ADCR_TO_DAC2L_MASK 0x0020 /* ADCR_TO_DAC2L */
#define WM8995_ADCR_TO_DAC2L_SHIFT 5 /* ADCR_TO_DAC2L */
#define WM8995_ADCR_TO_DAC2L_WIDTH 1 /* ADCR_TO_DAC2L */
#define WM8995_ADCL_TO_DAC2L 0x0010 /* ADCL_TO_DAC2L */
#define WM8995_ADCL_TO_DAC2L_MASK 0x0010 /* ADCL_TO_DAC2L */
#define WM8995_ADCL_TO_DAC2L_SHIFT 4 /* ADCL_TO_DAC2L */
#define WM8995_ADCL_TO_DAC2L_WIDTH 1 /* ADCL_TO_DAC2L */
#define WM8995_AIF2DACL_TO_DAC2L 0x0004 /* AIF2DACL_TO_DAC2L */
#define WM8995_AIF2DACL_TO_DAC2L_MASK 0x0004 /* AIF2DACL_TO_DAC2L */
#define WM8995_AIF2DACL_TO_DAC2L_SHIFT 2 /* AIF2DACL_TO_DAC2L */
#define WM8995_AIF2DACL_TO_DAC2L_WIDTH 1 /* AIF2DACL_TO_DAC2L */
#define WM8995_AIF1DAC2L_TO_DAC2L 0x0002 /* AIF1DAC2L_TO_DAC2L */
#define WM8995_AIF1DAC2L_TO_DAC2L_MASK 0x0002 /* AIF1DAC2L_TO_DAC2L */
#define WM8995_AIF1DAC2L_TO_DAC2L_SHIFT 1 /* AIF1DAC2L_TO_DAC2L */
#define WM8995_AIF1DAC2L_TO_DAC2L_WIDTH 1 /* AIF1DAC2L_TO_DAC2L */
#define WM8995_AIF1DAC1L_TO_DAC2L 0x0001 /* AIF1DAC1L_TO_DAC2L */
#define WM8995_AIF1DAC1L_TO_DAC2L_MASK 0x0001 /* AIF1DAC1L_TO_DAC2L */
#define WM8995_AIF1DAC1L_TO_DAC2L_SHIFT 0 /* AIF1DAC1L_TO_DAC2L */
#define WM8995_AIF1DAC1L_TO_DAC2L_WIDTH 1 /* AIF1DAC1L_TO_DAC2L */
/*
* R1541 (0x605) - DAC2 Right Mixer Routing
*/
#define WM8995_ADCR_TO_DAC2R 0x0020 /* ADCR_TO_DAC2R */
#define WM8995_ADCR_TO_DAC2R_MASK 0x0020 /* ADCR_TO_DAC2R */
#define WM8995_ADCR_TO_DAC2R_SHIFT 5 /* ADCR_TO_DAC2R */
#define WM8995_ADCR_TO_DAC2R_WIDTH 1 /* ADCR_TO_DAC2R */
#define WM8995_ADCL_TO_DAC2R 0x0010 /* ADCL_TO_DAC2R */
#define WM8995_ADCL_TO_DAC2R_MASK 0x0010 /* ADCL_TO_DAC2R */
#define WM8995_ADCL_TO_DAC2R_SHIFT 4 /* ADCL_TO_DAC2R */
#define WM8995_ADCL_TO_DAC2R_WIDTH 1 /* ADCL_TO_DAC2R */
#define WM8995_AIF2DACR_TO_DAC2R 0x0004 /* AIF2DACR_TO_DAC2R */
#define WM8995_AIF2DACR_TO_DAC2R_MASK 0x0004 /* AIF2DACR_TO_DAC2R */
#define WM8995_AIF2DACR_TO_DAC2R_SHIFT 2 /* AIF2DACR_TO_DAC2R */
#define WM8995_AIF2DACR_TO_DAC2R_WIDTH 1 /* AIF2DACR_TO_DAC2R */
#define WM8995_AIF1DAC2R_TO_DAC2R 0x0002 /* AIF1DAC2R_TO_DAC2R */
#define WM8995_AIF1DAC2R_TO_DAC2R_MASK 0x0002 /* AIF1DAC2R_TO_DAC2R */
#define WM8995_AIF1DAC2R_TO_DAC2R_SHIFT 1 /* AIF1DAC2R_TO_DAC2R */
#define WM8995_AIF1DAC2R_TO_DAC2R_WIDTH 1 /* AIF1DAC2R_TO_DAC2R */
#define WM8995_AIF1DAC1R_TO_DAC2R 0x0001 /* AIF1DAC1R_TO_DAC2R */
#define WM8995_AIF1DAC1R_TO_DAC2R_MASK 0x0001 /* AIF1DAC1R_TO_DAC2R */
#define WM8995_AIF1DAC1R_TO_DAC2R_SHIFT 0 /* AIF1DAC1R_TO_DAC2R */
#define WM8995_AIF1DAC1R_TO_DAC2R_WIDTH 1 /* AIF1DAC1R_TO_DAC2R */
/*
* R1542 (0x606) - AIF1 ADC1 Left Mixer Routing
*/
#define WM8995_ADC1L_TO_AIF1ADC1L 0x0002 /* ADC1L_TO_AIF1ADC1L */
#define WM8995_ADC1L_TO_AIF1ADC1L_MASK 0x0002 /* ADC1L_TO_AIF1ADC1L */
#define WM8995_ADC1L_TO_AIF1ADC1L_SHIFT 1 /* ADC1L_TO_AIF1ADC1L */
#define WM8995_ADC1L_TO_AIF1ADC1L_WIDTH 1 /* ADC1L_TO_AIF1ADC1L */
#define WM8995_AIF2DACL_TO_AIF1ADC1L 0x0001 /* AIF2DACL_TO_AIF1ADC1L */
#define WM8995_AIF2DACL_TO_AIF1ADC1L_MASK 0x0001 /* AIF2DACL_TO_AIF1ADC1L */
#define WM8995_AIF2DACL_TO_AIF1ADC1L_SHIFT 0 /* AIF2DACL_TO_AIF1ADC1L */
#define WM8995_AIF2DACL_TO_AIF1ADC1L_WIDTH 1 /* AIF2DACL_TO_AIF1ADC1L */
/*
* R1543 (0x607) - AIF1 ADC1 Right Mixer Routing
*/
#define WM8995_ADC1R_TO_AIF1ADC1R 0x0002 /* ADC1R_TO_AIF1ADC1R */
#define WM8995_ADC1R_TO_AIF1ADC1R_MASK 0x0002 /* ADC1R_TO_AIF1ADC1R */
#define WM8995_ADC1R_TO_AIF1ADC1R_SHIFT 1 /* ADC1R_TO_AIF1ADC1R */
#define WM8995_ADC1R_TO_AIF1ADC1R_WIDTH 1 /* ADC1R_TO_AIF1ADC1R */
#define WM8995_AIF2DACR_TO_AIF1ADC1R 0x0001 /* AIF2DACR_TO_AIF1ADC1R */
#define WM8995_AIF2DACR_TO_AIF1ADC1R_MASK 0x0001 /* AIF2DACR_TO_AIF1ADC1R */
#define WM8995_AIF2DACR_TO_AIF1ADC1R_SHIFT 0 /* AIF2DACR_TO_AIF1ADC1R */
#define WM8995_AIF2DACR_TO_AIF1ADC1R_WIDTH 1 /* AIF2DACR_TO_AIF1ADC1R */
/*
* R1544 (0x608) - AIF1 ADC2 Left Mixer Routing
*/
#define WM8995_ADC2L_TO_AIF1ADC2L 0x0002 /* ADC2L_TO_AIF1ADC2L */
#define WM8995_ADC2L_TO_AIF1ADC2L_MASK 0x0002 /* ADC2L_TO_AIF1ADC2L */
#define WM8995_ADC2L_TO_AIF1ADC2L_SHIFT 1 /* ADC2L_TO_AIF1ADC2L */
#define WM8995_ADC2L_TO_AIF1ADC2L_WIDTH 1 /* ADC2L_TO_AIF1ADC2L */
#define WM8995_AIF2DACL_TO_AIF1ADC2L 0x0001 /* AIF2DACL_TO_AIF1ADC2L */
#define WM8995_AIF2DACL_TO_AIF1ADC2L_MASK 0x0001 /* AIF2DACL_TO_AIF1ADC2L */
#define WM8995_AIF2DACL_TO_AIF1ADC2L_SHIFT 0 /* AIF2DACL_TO_AIF1ADC2L */
#define WM8995_AIF2DACL_TO_AIF1ADC2L_WIDTH 1 /* AIF2DACL_TO_AIF1ADC2L */
/*
* R1545 (0x609) - AIF1 ADC2 Right mixer Routing
*/
#define WM8995_ADC2R_TO_AIF1ADC2R 0x0002 /* ADC2R_TO_AIF1ADC2R */
#define WM8995_ADC2R_TO_AIF1ADC2R_MASK 0x0002 /* ADC2R_TO_AIF1ADC2R */
#define WM8995_ADC2R_TO_AIF1ADC2R_SHIFT 1 /* ADC2R_TO_AIF1ADC2R */
#define WM8995_ADC2R_TO_AIF1ADC2R_WIDTH 1 /* ADC2R_TO_AIF1ADC2R */
#define WM8995_AIF2DACR_TO_AIF1ADC2R 0x0001 /* AIF2DACR_TO_AIF1ADC2R */
#define WM8995_AIF2DACR_TO_AIF1ADC2R_MASK 0x0001 /* AIF2DACR_TO_AIF1ADC2R */
#define WM8995_AIF2DACR_TO_AIF1ADC2R_SHIFT 0 /* AIF2DACR_TO_AIF1ADC2R */
#define WM8995_AIF2DACR_TO_AIF1ADC2R_WIDTH 1 /* AIF2DACR_TO_AIF1ADC2R */
/*
* R1552 (0x610) - DAC Softmute
*/
#define WM8995_DAC_SOFTMUTEMODE 0x0002 /* DAC_SOFTMUTEMODE */
#define WM8995_DAC_SOFTMUTEMODE_MASK 0x0002 /* DAC_SOFTMUTEMODE */
#define WM8995_DAC_SOFTMUTEMODE_SHIFT 1 /* DAC_SOFTMUTEMODE */
#define WM8995_DAC_SOFTMUTEMODE_WIDTH 1 /* DAC_SOFTMUTEMODE */
#define WM8995_DAC_MUTERATE 0x0001 /* DAC_MUTERATE */
#define WM8995_DAC_MUTERATE_MASK 0x0001 /* DAC_MUTERATE */
#define WM8995_DAC_MUTERATE_SHIFT 0 /* DAC_MUTERATE */
#define WM8995_DAC_MUTERATE_WIDTH 1 /* DAC_MUTERATE */
/*
* R1568 (0x620) - Oversampling
*/
#define WM8995_ADC_OSR128 0x0002 /* ADC_OSR128 */
#define WM8995_ADC_OSR128_MASK 0x0002 /* ADC_OSR128 */
#define WM8995_ADC_OSR128_SHIFT 1 /* ADC_OSR128 */
#define WM8995_ADC_OSR128_WIDTH 1 /* ADC_OSR128 */
#define WM8995_DAC_OSR128 0x0001 /* DAC_OSR128 */
#define WM8995_DAC_OSR128_MASK 0x0001 /* DAC_OSR128 */
#define WM8995_DAC_OSR128_SHIFT 0 /* DAC_OSR128 */
#define WM8995_DAC_OSR128_WIDTH 1 /* DAC_OSR128 */
/*
* R1569 (0x621) - Sidetone
*/
#define WM8995_ST_LPF 0x1000 /* ST_LPF */
#define WM8995_ST_LPF_MASK 0x1000 /* ST_LPF */
#define WM8995_ST_LPF_SHIFT 12 /* ST_LPF */
#define WM8995_ST_LPF_WIDTH 1 /* ST_LPF */
#define WM8995_ST_HPF_CUT_MASK 0x0380 /* ST_HPF_CUT - [9:7] */
#define WM8995_ST_HPF_CUT_SHIFT 7 /* ST_HPF_CUT - [9:7] */
#define WM8995_ST_HPF_CUT_WIDTH 3 /* ST_HPF_CUT - [9:7] */
#define WM8995_ST_HPF 0x0040 /* ST_HPF */
#define WM8995_ST_HPF_MASK 0x0040 /* ST_HPF */
#define WM8995_ST_HPF_SHIFT 6 /* ST_HPF */
#define WM8995_ST_HPF_WIDTH 1 /* ST_HPF */
#define WM8995_STR_SEL 0x0002 /* STR_SEL */
#define WM8995_STR_SEL_MASK 0x0002 /* STR_SEL */
#define WM8995_STR_SEL_SHIFT 1 /* STR_SEL */
#define WM8995_STR_SEL_WIDTH 1 /* STR_SEL */
#define WM8995_STL_SEL 0x0001 /* STL_SEL */
#define WM8995_STL_SEL_MASK 0x0001 /* STL_SEL */
#define WM8995_STL_SEL_SHIFT 0 /* STL_SEL */
#define WM8995_STL_SEL_WIDTH 1 /* STL_SEL */
/*
* R1792 (0x700) - GPIO 1
*/
#define WM8995_GP1_DIR 0x8000 /* GP1_DIR */
#define WM8995_GP1_DIR_MASK 0x8000 /* GP1_DIR */
#define WM8995_GP1_DIR_SHIFT 15 /* GP1_DIR */
#define WM8995_GP1_DIR_WIDTH 1 /* GP1_DIR */
#define WM8995_GP1_PU 0x4000 /* GP1_PU */
#define WM8995_GP1_PU_MASK 0x4000 /* GP1_PU */
#define WM8995_GP1_PU_SHIFT 14 /* GP1_PU */
#define WM8995_GP1_PU_WIDTH 1 /* GP1_PU */
#define WM8995_GP1_PD 0x2000 /* GP1_PD */
#define WM8995_GP1_PD_MASK 0x2000 /* GP1_PD */
#define WM8995_GP1_PD_SHIFT 13 /* GP1_PD */
#define WM8995_GP1_PD_WIDTH 1 /* GP1_PD */
#define WM8995_GP1_POL 0x0400 /* GP1_POL */
#define WM8995_GP1_POL_MASK 0x0400 /* GP1_POL */
#define WM8995_GP1_POL_SHIFT 10 /* GP1_POL */
#define WM8995_GP1_POL_WIDTH 1 /* GP1_POL */
#define WM8995_GP1_OP_CFG 0x0200 /* GP1_OP_CFG */
#define WM8995_GP1_OP_CFG_MASK 0x0200 /* GP1_OP_CFG */
#define WM8995_GP1_OP_CFG_SHIFT 9 /* GP1_OP_CFG */
#define WM8995_GP1_OP_CFG_WIDTH 1 /* GP1_OP_CFG */
#define WM8995_GP1_DB 0x0100 /* GP1_DB */
#define WM8995_GP1_DB_MASK 0x0100 /* GP1_DB */
#define WM8995_GP1_DB_SHIFT 8 /* GP1_DB */
#define WM8995_GP1_DB_WIDTH 1 /* GP1_DB */
#define WM8995_GP1_LVL 0x0040 /* GP1_LVL */
#define WM8995_GP1_LVL_MASK 0x0040 /* GP1_LVL */
#define WM8995_GP1_LVL_SHIFT 6 /* GP1_LVL */
#define WM8995_GP1_LVL_WIDTH 1 /* GP1_LVL */
#define WM8995_GP1_FN_MASK 0x001F /* GP1_FN - [4:0] */
#define WM8995_GP1_FN_SHIFT 0 /* GP1_FN - [4:0] */
#define WM8995_GP1_FN_WIDTH 5 /* GP1_FN - [4:0] */
/*
* R1793 (0x701) - GPIO 2
*/
#define WM8995_GP2_DIR 0x8000 /* GP2_DIR */
#define WM8995_GP2_DIR_MASK 0x8000 /* GP2_DIR */
#define WM8995_GP2_DIR_SHIFT 15 /* GP2_DIR */
#define WM8995_GP2_DIR_WIDTH 1 /* GP2_DIR */
#define WM8995_GP2_PU 0x4000 /* GP2_PU */
#define WM8995_GP2_PU_MASK 0x4000 /* GP2_PU */
#define WM8995_GP2_PU_SHIFT 14 /* GP2_PU */
#define WM8995_GP2_PU_WIDTH 1 /* GP2_PU */
#define WM8995_GP2_PD 0x2000 /* GP2_PD */
#define WM8995_GP2_PD_MASK 0x2000 /* GP2_PD */
#define WM8995_GP2_PD_SHIFT 13 /* GP2_PD */
#define WM8995_GP2_PD_WIDTH 1 /* GP2_PD */
#define WM8995_GP2_POL 0x0400 /* GP2_POL */
#define WM8995_GP2_POL_MASK 0x0400 /* GP2_POL */
#define WM8995_GP2_POL_SHIFT 10 /* GP2_POL */
#define WM8995_GP2_POL_WIDTH 1 /* GP2_POL */
#define WM8995_GP2_OP_CFG 0x0200 /* GP2_OP_CFG */
#define WM8995_GP2_OP_CFG_MASK 0x0200 /* GP2_OP_CFG */
#define WM8995_GP2_OP_CFG_SHIFT 9 /* GP2_OP_CFG */
#define WM8995_GP2_OP_CFG_WIDTH 1 /* GP2_OP_CFG */
#define WM8995_GP2_DB 0x0100 /* GP2_DB */
#define WM8995_GP2_DB_MASK 0x0100 /* GP2_DB */
#define WM8995_GP2_DB_SHIFT 8 /* GP2_DB */
#define WM8995_GP2_DB_WIDTH 1 /* GP2_DB */
#define WM8995_GP2_LVL 0x0040 /* GP2_LVL */
#define WM8995_GP2_LVL_MASK 0x0040 /* GP2_LVL */
#define WM8995_GP2_LVL_SHIFT 6 /* GP2_LVL */
#define WM8995_GP2_LVL_WIDTH 1 /* GP2_LVL */
#define WM8995_GP2_FN_MASK 0x001F /* GP2_FN - [4:0] */
#define WM8995_GP2_FN_SHIFT 0 /* GP2_FN - [4:0] */
#define WM8995_GP2_FN_WIDTH 5 /* GP2_FN - [4:0] */
/*
* R1794 (0x702) - GPIO 3
*/
#define WM8995_GP3_DIR 0x8000 /* GP3_DIR */
#define WM8995_GP3_DIR_MASK 0x8000 /* GP3_DIR */
#define WM8995_GP3_DIR_SHIFT 15 /* GP3_DIR */
#define WM8995_GP3_DIR_WIDTH 1 /* GP3_DIR */
#define WM8995_GP3_PU 0x4000 /* GP3_PU */
#define WM8995_GP3_PU_MASK 0x4000 /* GP3_PU */
#define WM8995_GP3_PU_SHIFT 14 /* GP3_PU */
#define WM8995_GP3_PU_WIDTH 1 /* GP3_PU */
#define WM8995_GP3_PD 0x2000 /* GP3_PD */
#define WM8995_GP3_PD_MASK 0x2000 /* GP3_PD */
#define WM8995_GP3_PD_SHIFT 13 /* GP3_PD */
#define WM8995_GP3_PD_WIDTH 1 /* GP3_PD */
#define WM8995_GP3_POL 0x0400 /* GP3_POL */
#define WM8995_GP3_POL_MASK 0x0400 /* GP3_POL */
#define WM8995_GP3_POL_SHIFT 10 /* GP3_POL */
#define WM8995_GP3_POL_WIDTH 1 /* GP3_POL */
#define WM8995_GP3_OP_CFG 0x0200 /* GP3_OP_CFG */
#define WM8995_GP3_OP_CFG_MASK 0x0200 /* GP3_OP_CFG */
#define WM8995_GP3_OP_CFG_SHIFT 9 /* GP3_OP_CFG */
#define WM8995_GP3_OP_CFG_WIDTH 1 /* GP3_OP_CFG */
#define WM8995_GP3_DB 0x0100 /* GP3_DB */
#define WM8995_GP3_DB_MASK 0x0100 /* GP3_DB */
#define WM8995_GP3_DB_SHIFT 8 /* GP3_DB */
#define WM8995_GP3_DB_WIDTH 1 /* GP3_DB */
#define WM8995_GP3_LVL 0x0040 /* GP3_LVL */
#define WM8995_GP3_LVL_MASK 0x0040 /* GP3_LVL */
#define WM8995_GP3_LVL_SHIFT 6 /* GP3_LVL */
#define WM8995_GP3_LVL_WIDTH 1 /* GP3_LVL */
#define WM8995_GP3_FN_MASK 0x001F /* GP3_FN - [4:0] */
#define WM8995_GP3_FN_SHIFT 0 /* GP3_FN - [4:0] */
#define WM8995_GP3_FN_WIDTH 5 /* GP3_FN - [4:0] */
/*
* R1795 (0x703) - GPIO 4
*/
#define WM8995_GP4_DIR 0x8000 /* GP4_DIR */
#define WM8995_GP4_DIR_MASK 0x8000 /* GP4_DIR */
#define WM8995_GP4_DIR_SHIFT 15 /* GP4_DIR */
#define WM8995_GP4_DIR_WIDTH 1 /* GP4_DIR */
#define WM8995_GP4_PU 0x4000 /* GP4_PU */
#define WM8995_GP4_PU_MASK 0x4000 /* GP4_PU */
#define WM8995_GP4_PU_SHIFT 14 /* GP4_PU */
#define WM8995_GP4_PU_WIDTH 1 /* GP4_PU */
#define WM8995_GP4_PD 0x2000 /* GP4_PD */
#define WM8995_GP4_PD_MASK 0x2000 /* GP4_PD */
#define WM8995_GP4_PD_SHIFT 13 /* GP4_PD */
#define WM8995_GP4_PD_WIDTH 1 /* GP4_PD */
#define WM8995_GP4_POL 0x0400 /* GP4_POL */
#define WM8995_GP4_POL_MASK 0x0400 /* GP4_POL */
#define WM8995_GP4_POL_SHIFT 10 /* GP4_POL */
#define WM8995_GP4_POL_WIDTH 1 /* GP4_POL */
#define WM8995_GP4_OP_CFG 0x0200 /* GP4_OP_CFG */
#define WM8995_GP4_OP_CFG_MASK 0x0200 /* GP4_OP_CFG */
#define WM8995_GP4_OP_CFG_SHIFT 9 /* GP4_OP_CFG */
#define WM8995_GP4_OP_CFG_WIDTH 1 /* GP4_OP_CFG */
#define WM8995_GP4_DB 0x0100 /* GP4_DB */
#define WM8995_GP4_DB_MASK 0x0100 /* GP4_DB */
#define WM8995_GP4_DB_SHIFT 8 /* GP4_DB */
#define WM8995_GP4_DB_WIDTH 1 /* GP4_DB */
#define WM8995_GP4_LVL 0x0040 /* GP4_LVL */
#define WM8995_GP4_LVL_MASK 0x0040 /* GP4_LVL */
#define WM8995_GP4_LVL_SHIFT 6 /* GP4_LVL */
#define WM8995_GP4_LVL_WIDTH 1 /* GP4_LVL */
#define WM8995_GP4_FN_MASK 0x001F /* GP4_FN - [4:0] */
#define WM8995_GP4_FN_SHIFT 0 /* GP4_FN - [4:0] */
#define WM8995_GP4_FN_WIDTH 5 /* GP4_FN - [4:0] */
/*
* R1796 (0x704) - GPIO 5
*/
#define WM8995_GP5_DIR 0x8000 /* GP5_DIR */
#define WM8995_GP5_DIR_MASK 0x8000 /* GP5_DIR */
#define WM8995_GP5_DIR_SHIFT 15 /* GP5_DIR */
#define WM8995_GP5_DIR_WIDTH 1 /* GP5_DIR */
#define WM8995_GP5_PU 0x4000 /* GP5_PU */
#define WM8995_GP5_PU_MASK 0x4000 /* GP5_PU */
#define WM8995_GP5_PU_SHIFT 14 /* GP5_PU */
#define WM8995_GP5_PU_WIDTH 1 /* GP5_PU */
#define WM8995_GP5_PD 0x2000 /* GP5_PD */
#define WM8995_GP5_PD_MASK 0x2000 /* GP5_PD */
#define WM8995_GP5_PD_SHIFT 13 /* GP5_PD */
#define WM8995_GP5_PD_WIDTH 1 /* GP5_PD */
#define WM8995_GP5_POL 0x0400 /* GP5_POL */
#define WM8995_GP5_POL_MASK 0x0400 /* GP5_POL */
#define WM8995_GP5_POL_SHIFT 10 /* GP5_POL */
#define WM8995_GP5_POL_WIDTH 1 /* GP5_POL */
#define WM8995_GP5_OP_CFG 0x0200 /* GP5_OP_CFG */
#define WM8995_GP5_OP_CFG_MASK 0x0200 /* GP5_OP_CFG */
#define WM8995_GP5_OP_CFG_SHIFT 9 /* GP5_OP_CFG */
#define WM8995_GP5_OP_CFG_WIDTH 1 /* GP5_OP_CFG */
#define WM8995_GP5_DB 0x0100 /* GP5_DB */
#define WM8995_GP5_DB_MASK 0x0100 /* GP5_DB */
#define WM8995_GP5_DB_SHIFT 8 /* GP5_DB */
#define WM8995_GP5_DB_WIDTH 1 /* GP5_DB */
#define WM8995_GP5_LVL 0x0040 /* GP5_LVL */
#define WM8995_GP5_LVL_MASK 0x0040 /* GP5_LVL */
#define WM8995_GP5_LVL_SHIFT 6 /* GP5_LVL */
#define WM8995_GP5_LVL_WIDTH 1 /* GP5_LVL */
#define WM8995_GP5_FN_MASK 0x001F /* GP5_FN - [4:0] */
#define WM8995_GP5_FN_SHIFT 0 /* GP5_FN - [4:0] */
#define WM8995_GP5_FN_WIDTH 5 /* GP5_FN - [4:0] */
/*
* R1797 (0x705) - GPIO 6
*/
#define WM8995_GP6_DIR 0x8000 /* GP6_DIR */
#define WM8995_GP6_DIR_MASK 0x8000 /* GP6_DIR */
#define WM8995_GP6_DIR_SHIFT 15 /* GP6_DIR */
#define WM8995_GP6_DIR_WIDTH 1 /* GP6_DIR */
#define WM8995_GP6_PU 0x4000 /* GP6_PU */
#define WM8995_GP6_PU_MASK 0x4000 /* GP6_PU */
#define WM8995_GP6_PU_SHIFT 14 /* GP6_PU */
#define WM8995_GP6_PU_WIDTH 1 /* GP6_PU */
#define WM8995_GP6_PD 0x2000 /* GP6_PD */
#define WM8995_GP6_PD_MASK 0x2000 /* GP6_PD */
#define WM8995_GP6_PD_SHIFT 13 /* GP6_PD */
#define WM8995_GP6_PD_WIDTH 1 /* GP6_PD */
#define WM8995_GP6_POL 0x0400 /* GP6_POL */
#define WM8995_GP6_POL_MASK 0x0400 /* GP6_POL */
#define WM8995_GP6_POL_SHIFT 10 /* GP6_POL */
#define WM8995_GP6_POL_WIDTH 1 /* GP6_POL */
#define WM8995_GP6_OP_CFG 0x0200 /* GP6_OP_CFG */
#define WM8995_GP6_OP_CFG_MASK 0x0200 /* GP6_OP_CFG */
#define WM8995_GP6_OP_CFG_SHIFT 9 /* GP6_OP_CFG */
#define WM8995_GP6_OP_CFG_WIDTH 1 /* GP6_OP_CFG */
#define WM8995_GP6_DB 0x0100 /* GP6_DB */
#define WM8995_GP6_DB_MASK 0x0100 /* GP6_DB */
#define WM8995_GP6_DB_SHIFT 8 /* GP6_DB */
#define WM8995_GP6_DB_WIDTH 1 /* GP6_DB */
#define WM8995_GP6_LVL 0x0040 /* GP6_LVL */
#define WM8995_GP6_LVL_MASK 0x0040 /* GP6_LVL */
#define WM8995_GP6_LVL_SHIFT 6 /* GP6_LVL */
#define WM8995_GP6_LVL_WIDTH 1 /* GP6_LVL */
#define WM8995_GP6_FN_MASK 0x001F /* GP6_FN - [4:0] */
#define WM8995_GP6_FN_SHIFT 0 /* GP6_FN - [4:0] */
#define WM8995_GP6_FN_WIDTH 5 /* GP6_FN - [4:0] */
/*
* R1798 (0x706) - GPIO 7
*/
#define WM8995_GP7_DIR 0x8000 /* GP7_DIR */
#define WM8995_GP7_DIR_MASK 0x8000 /* GP7_DIR */
#define WM8995_GP7_DIR_SHIFT 15 /* GP7_DIR */
#define WM8995_GP7_DIR_WIDTH 1 /* GP7_DIR */
#define WM8995_GP7_PU 0x4000 /* GP7_PU */
#define WM8995_GP7_PU_MASK 0x4000 /* GP7_PU */
#define WM8995_GP7_PU_SHIFT 14 /* GP7_PU */
#define WM8995_GP7_PU_WIDTH 1 /* GP7_PU */
#define WM8995_GP7_PD 0x2000 /* GP7_PD */
#define WM8995_GP7_PD_MASK 0x2000 /* GP7_PD */
#define WM8995_GP7_PD_SHIFT 13 /* GP7_PD */
#define WM8995_GP7_PD_WIDTH 1 /* GP7_PD */
#define WM8995_GP7_POL 0x0400 /* GP7_POL */
#define WM8995_GP7_POL_MASK 0x0400 /* GP7_POL */
#define WM8995_GP7_POL_SHIFT 10 /* GP7_POL */
#define WM8995_GP7_POL_WIDTH 1 /* GP7_POL */
#define WM8995_GP7_OP_CFG 0x0200 /* GP7_OP_CFG */
#define WM8995_GP7_OP_CFG_MASK 0x0200 /* GP7_OP_CFG */
#define WM8995_GP7_OP_CFG_SHIFT 9 /* GP7_OP_CFG */
#define WM8995_GP7_OP_CFG_WIDTH 1 /* GP7_OP_CFG */
#define WM8995_GP7_DB 0x0100 /* GP7_DB */
#define WM8995_GP7_DB_MASK 0x0100 /* GP7_DB */
#define WM8995_GP7_DB_SHIFT 8 /* GP7_DB */
#define WM8995_GP7_DB_WIDTH 1 /* GP7_DB */
#define WM8995_GP7_LVL 0x0040 /* GP7_LVL */
#define WM8995_GP7_LVL_MASK 0x0040 /* GP7_LVL */
#define WM8995_GP7_LVL_SHIFT 6 /* GP7_LVL */
#define WM8995_GP7_LVL_WIDTH 1 /* GP7_LVL */
#define WM8995_GP7_FN_MASK 0x001F /* GP7_FN - [4:0] */
#define WM8995_GP7_FN_SHIFT 0 /* GP7_FN - [4:0] */
#define WM8995_GP7_FN_WIDTH 5 /* GP7_FN - [4:0] */
/*
* R1799 (0x707) - GPIO 8
*/
#define WM8995_GP8_DIR 0x8000 /* GP8_DIR */
#define WM8995_GP8_DIR_MASK 0x8000 /* GP8_DIR */
#define WM8995_GP8_DIR_SHIFT 15 /* GP8_DIR */
#define WM8995_GP8_DIR_WIDTH 1 /* GP8_DIR */
#define WM8995_GP8_PU 0x4000 /* GP8_PU */
#define WM8995_GP8_PU_MASK 0x4000 /* GP8_PU */
#define WM8995_GP8_PU_SHIFT 14 /* GP8_PU */
#define WM8995_GP8_PU_WIDTH 1 /* GP8_PU */
#define WM8995_GP8_PD 0x2000 /* GP8_PD */
#define WM8995_GP8_PD_MASK 0x2000 /* GP8_PD */
#define WM8995_GP8_PD_SHIFT 13 /* GP8_PD */
#define WM8995_GP8_PD_WIDTH 1 /* GP8_PD */
#define WM8995_GP8_POL 0x0400 /* GP8_POL */
#define WM8995_GP8_POL_MASK 0x0400 /* GP8_POL */
#define WM8995_GP8_POL_SHIFT 10 /* GP8_POL */
#define WM8995_GP8_POL_WIDTH 1 /* GP8_POL */
#define WM8995_GP8_OP_CFG 0x0200 /* GP8_OP_CFG */
#define WM8995_GP8_OP_CFG_MASK 0x0200 /* GP8_OP_CFG */
#define WM8995_GP8_OP_CFG_SHIFT 9 /* GP8_OP_CFG */
#define WM8995_GP8_OP_CFG_WIDTH 1 /* GP8_OP_CFG */
#define WM8995_GP8_DB 0x0100 /* GP8_DB */
#define WM8995_GP8_DB_MASK 0x0100 /* GP8_DB */
#define WM8995_GP8_DB_SHIFT 8 /* GP8_DB */
#define WM8995_GP8_DB_WIDTH 1 /* GP8_DB */
#define WM8995_GP8_LVL 0x0040 /* GP8_LVL */
#define WM8995_GP8_LVL_MASK 0x0040 /* GP8_LVL */
#define WM8995_GP8_LVL_SHIFT 6 /* GP8_LVL */
#define WM8995_GP8_LVL_WIDTH 1 /* GP8_LVL */
#define WM8995_GP8_FN_MASK 0x001F /* GP8_FN - [4:0] */
#define WM8995_GP8_FN_SHIFT 0 /* GP8_FN - [4:0] */
#define WM8995_GP8_FN_WIDTH 5 /* GP8_FN - [4:0] */
/*
* R1800 (0x708) - GPIO 9
*/
#define WM8995_GP9_DIR 0x8000 /* GP9_DIR */
#define WM8995_GP9_DIR_MASK 0x8000 /* GP9_DIR */
#define WM8995_GP9_DIR_SHIFT 15 /* GP9_DIR */
#define WM8995_GP9_DIR_WIDTH 1 /* GP9_DIR */
#define WM8995_GP9_PU 0x4000 /* GP9_PU */
#define WM8995_GP9_PU_MASK 0x4000 /* GP9_PU */
#define WM8995_GP9_PU_SHIFT 14 /* GP9_PU */
#define WM8995_GP9_PU_WIDTH 1 /* GP9_PU */
#define WM8995_GP9_PD 0x2000 /* GP9_PD */
#define WM8995_GP9_PD_MASK 0x2000 /* GP9_PD */
#define WM8995_GP9_PD_SHIFT 13 /* GP9_PD */
#define WM8995_GP9_PD_WIDTH 1 /* GP9_PD */
#define WM8995_GP9_POL 0x0400 /* GP9_POL */
#define WM8995_GP9_POL_MASK 0x0400 /* GP9_POL */
#define WM8995_GP9_POL_SHIFT 10 /* GP9_POL */
#define WM8995_GP9_POL_WIDTH 1 /* GP9_POL */
#define WM8995_GP9_OP_CFG 0x0200 /* GP9_OP_CFG */
#define WM8995_GP9_OP_CFG_MASK 0x0200 /* GP9_OP_CFG */
#define WM8995_GP9_OP_CFG_SHIFT 9 /* GP9_OP_CFG */
#define WM8995_GP9_OP_CFG_WIDTH 1 /* GP9_OP_CFG */
#define WM8995_GP9_DB 0x0100 /* GP9_DB */
#define WM8995_GP9_DB_MASK 0x0100 /* GP9_DB */
#define WM8995_GP9_DB_SHIFT 8 /* GP9_DB */
#define WM8995_GP9_DB_WIDTH 1 /* GP9_DB */
#define WM8995_GP9_LVL 0x0040 /* GP9_LVL */
#define WM8995_GP9_LVL_MASK 0x0040 /* GP9_LVL */
#define WM8995_GP9_LVL_SHIFT 6 /* GP9_LVL */
#define WM8995_GP9_LVL_WIDTH 1 /* GP9_LVL */
#define WM8995_GP9_FN_MASK 0x001F /* GP9_FN - [4:0] */
#define WM8995_GP9_FN_SHIFT 0 /* GP9_FN - [4:0] */
#define WM8995_GP9_FN_WIDTH 5 /* GP9_FN - [4:0] */
/*
* R1801 (0x709) - GPIO 10
*/
#define WM8995_GP10_DIR 0x8000 /* GP10_DIR */
#define WM8995_GP10_DIR_MASK 0x8000 /* GP10_DIR */
#define WM8995_GP10_DIR_SHIFT 15 /* GP10_DIR */
#define WM8995_GP10_DIR_WIDTH 1 /* GP10_DIR */
#define WM8995_GP10_PU 0x4000 /* GP10_PU */
#define WM8995_GP10_PU_MASK 0x4000 /* GP10_PU */
#define WM8995_GP10_PU_SHIFT 14 /* GP10_PU */
#define WM8995_GP10_PU_WIDTH 1 /* GP10_PU */
#define WM8995_GP10_PD 0x2000 /* GP10_PD */
#define WM8995_GP10_PD_MASK 0x2000 /* GP10_PD */
#define WM8995_GP10_PD_SHIFT 13 /* GP10_PD */
#define WM8995_GP10_PD_WIDTH 1 /* GP10_PD */
#define WM8995_GP10_POL 0x0400 /* GP10_POL */
#define WM8995_GP10_POL_MASK 0x0400 /* GP10_POL */
#define WM8995_GP10_POL_SHIFT 10 /* GP10_POL */
#define WM8995_GP10_POL_WIDTH 1 /* GP10_POL */
#define WM8995_GP10_OP_CFG 0x0200 /* GP10_OP_CFG */
#define WM8995_GP10_OP_CFG_MASK 0x0200 /* GP10_OP_CFG */
#define WM8995_GP10_OP_CFG_SHIFT 9 /* GP10_OP_CFG */
#define WM8995_GP10_OP_CFG_WIDTH 1 /* GP10_OP_CFG */
#define WM8995_GP10_DB 0x0100 /* GP10_DB */
#define WM8995_GP10_DB_MASK 0x0100 /* GP10_DB */
#define WM8995_GP10_DB_SHIFT 8 /* GP10_DB */
#define WM8995_GP10_DB_WIDTH 1 /* GP10_DB */
#define WM8995_GP10_LVL 0x0040 /* GP10_LVL */
#define WM8995_GP10_LVL_MASK 0x0040 /* GP10_LVL */
#define WM8995_GP10_LVL_SHIFT 6 /* GP10_LVL */
#define WM8995_GP10_LVL_WIDTH 1 /* GP10_LVL */
#define WM8995_GP10_FN_MASK 0x001F /* GP10_FN - [4:0] */
#define WM8995_GP10_FN_SHIFT 0 /* GP10_FN - [4:0] */
#define WM8995_GP10_FN_WIDTH 5 /* GP10_FN - [4:0] */
/*
* R1802 (0x70A) - GPIO 11
*/
#define WM8995_GP11_DIR 0x8000 /* GP11_DIR */
#define WM8995_GP11_DIR_MASK 0x8000 /* GP11_DIR */
#define WM8995_GP11_DIR_SHIFT 15 /* GP11_DIR */
#define WM8995_GP11_DIR_WIDTH 1 /* GP11_DIR */
#define WM8995_GP11_PU 0x4000 /* GP11_PU */
#define WM8995_GP11_PU_MASK 0x4000 /* GP11_PU */
#define WM8995_GP11_PU_SHIFT 14 /* GP11_PU */
#define WM8995_GP11_PU_WIDTH 1 /* GP11_PU */
#define WM8995_GP11_PD 0x2000 /* GP11_PD */
#define WM8995_GP11_PD_MASK 0x2000 /* GP11_PD */
#define WM8995_GP11_PD_SHIFT 13 /* GP11_PD */
#define WM8995_GP11_PD_WIDTH 1 /* GP11_PD */
#define WM8995_GP11_POL 0x0400 /* GP11_POL */
#define WM8995_GP11_POL_MASK 0x0400 /* GP11_POL */
#define WM8995_GP11_POL_SHIFT 10 /* GP11_POL */
#define WM8995_GP11_POL_WIDTH 1 /* GP11_POL */
#define WM8995_GP11_OP_CFG 0x0200 /* GP11_OP_CFG */
#define WM8995_GP11_OP_CFG_MASK 0x0200 /* GP11_OP_CFG */
#define WM8995_GP11_OP_CFG_SHIFT 9 /* GP11_OP_CFG */
#define WM8995_GP11_OP_CFG_WIDTH 1 /* GP11_OP_CFG */
#define WM8995_GP11_DB 0x0100 /* GP11_DB */
#define WM8995_GP11_DB_MASK 0x0100 /* GP11_DB */
#define WM8995_GP11_DB_SHIFT 8 /* GP11_DB */
#define WM8995_GP11_DB_WIDTH 1 /* GP11_DB */
#define WM8995_GP11_LVL 0x0040 /* GP11_LVL */
#define WM8995_GP11_LVL_MASK 0x0040 /* GP11_LVL */
#define WM8995_GP11_LVL_SHIFT 6 /* GP11_LVL */
#define WM8995_GP11_LVL_WIDTH 1 /* GP11_LVL */
#define WM8995_GP11_FN_MASK 0x001F /* GP11_FN - [4:0] */
#define WM8995_GP11_FN_SHIFT 0 /* GP11_FN - [4:0] */
#define WM8995_GP11_FN_WIDTH 5 /* GP11_FN - [4:0] */
/*
* R1803 (0x70B) - GPIO 12
*/
#define WM8995_GP12_DIR 0x8000 /* GP12_DIR */
#define WM8995_GP12_DIR_MASK 0x8000 /* GP12_DIR */
#define WM8995_GP12_DIR_SHIFT 15 /* GP12_DIR */
#define WM8995_GP12_DIR_WIDTH 1 /* GP12_DIR */
#define WM8995_GP12_PU 0x4000 /* GP12_PU */
#define WM8995_GP12_PU_MASK 0x4000 /* GP12_PU */
#define WM8995_GP12_PU_SHIFT 14 /* GP12_PU */
#define WM8995_GP12_PU_WIDTH 1 /* GP12_PU */
#define WM8995_GP12_PD 0x2000 /* GP12_PD */
#define WM8995_GP12_PD_MASK 0x2000 /* GP12_PD */
#define WM8995_GP12_PD_SHIFT 13 /* GP12_PD */
#define WM8995_GP12_PD_WIDTH 1 /* GP12_PD */
#define WM8995_GP12_POL 0x0400 /* GP12_POL */
#define WM8995_GP12_POL_MASK 0x0400 /* GP12_POL */
#define WM8995_GP12_POL_SHIFT 10 /* GP12_POL */
#define WM8995_GP12_POL_WIDTH 1 /* GP12_POL */
#define WM8995_GP12_OP_CFG 0x0200 /* GP12_OP_CFG */
#define WM8995_GP12_OP_CFG_MASK 0x0200 /* GP12_OP_CFG */
#define WM8995_GP12_OP_CFG_SHIFT 9 /* GP12_OP_CFG */
#define WM8995_GP12_OP_CFG_WIDTH 1 /* GP12_OP_CFG */
#define WM8995_GP12_DB 0x0100 /* GP12_DB */
#define WM8995_GP12_DB_MASK 0x0100 /* GP12_DB */
#define WM8995_GP12_DB_SHIFT 8 /* GP12_DB */
#define WM8995_GP12_DB_WIDTH 1 /* GP12_DB */
#define WM8995_GP12_LVL 0x0040 /* GP12_LVL */
#define WM8995_GP12_LVL_MASK 0x0040 /* GP12_LVL */
#define WM8995_GP12_LVL_SHIFT 6 /* GP12_LVL */
#define WM8995_GP12_LVL_WIDTH 1 /* GP12_LVL */
#define WM8995_GP12_FN_MASK 0x001F /* GP12_FN - [4:0] */
#define WM8995_GP12_FN_SHIFT 0 /* GP12_FN - [4:0] */
#define WM8995_GP12_FN_WIDTH 5 /* GP12_FN - [4:0] */
/*
* R1804 (0x70C) - GPIO 13
*/
#define WM8995_GP13_DIR 0x8000 /* GP13_DIR */
#define WM8995_GP13_DIR_MASK 0x8000 /* GP13_DIR */
#define WM8995_GP13_DIR_SHIFT 15 /* GP13_DIR */
#define WM8995_GP13_DIR_WIDTH 1 /* GP13_DIR */
#define WM8995_GP13_PU 0x4000 /* GP13_PU */
#define WM8995_GP13_PU_MASK 0x4000 /* GP13_PU */
#define WM8995_GP13_PU_SHIFT 14 /* GP13_PU */
#define WM8995_GP13_PU_WIDTH 1 /* GP13_PU */
#define WM8995_GP13_PD 0x2000 /* GP13_PD */
#define WM8995_GP13_PD_MASK 0x2000 /* GP13_PD */
#define WM8995_GP13_PD_SHIFT 13 /* GP13_PD */
#define WM8995_GP13_PD_WIDTH 1 /* GP13_PD */
#define WM8995_GP13_POL 0x0400 /* GP13_POL */
#define WM8995_GP13_POL_MASK 0x0400 /* GP13_POL */
#define WM8995_GP13_POL_SHIFT 10 /* GP13_POL */
#define WM8995_GP13_POL_WIDTH 1 /* GP13_POL */
#define WM8995_GP13_OP_CFG 0x0200 /* GP13_OP_CFG */
#define WM8995_GP13_OP_CFG_MASK 0x0200 /* GP13_OP_CFG */
#define WM8995_GP13_OP_CFG_SHIFT 9 /* GP13_OP_CFG */
#define WM8995_GP13_OP_CFG_WIDTH 1 /* GP13_OP_CFG */
#define WM8995_GP13_DB 0x0100 /* GP13_DB */
#define WM8995_GP13_DB_MASK 0x0100 /* GP13_DB */
#define WM8995_GP13_DB_SHIFT 8 /* GP13_DB */
#define WM8995_GP13_DB_WIDTH 1 /* GP13_DB */
#define WM8995_GP13_LVL 0x0040 /* GP13_LVL */
#define WM8995_GP13_LVL_MASK 0x0040 /* GP13_LVL */
#define WM8995_GP13_LVL_SHIFT 6 /* GP13_LVL */
#define WM8995_GP13_LVL_WIDTH 1 /* GP13_LVL */
#define WM8995_GP13_FN_MASK 0x001F /* GP13_FN - [4:0] */
#define WM8995_GP13_FN_SHIFT 0 /* GP13_FN - [4:0] */
#define WM8995_GP13_FN_WIDTH 5 /* GP13_FN - [4:0] */
/*
* R1805 (0x70D) - GPIO 14
*/
#define WM8995_GP14_DIR 0x8000 /* GP14_DIR */
#define WM8995_GP14_DIR_MASK 0x8000 /* GP14_DIR */
#define WM8995_GP14_DIR_SHIFT 15 /* GP14_DIR */
#define WM8995_GP14_DIR_WIDTH 1 /* GP14_DIR */
#define WM8995_GP14_PU 0x4000 /* GP14_PU */
#define WM8995_GP14_PU_MASK 0x4000 /* GP14_PU */
#define WM8995_GP14_PU_SHIFT 14 /* GP14_PU */
#define WM8995_GP14_PU_WIDTH 1 /* GP14_PU */
#define WM8995_GP14_PD 0x2000 /* GP14_PD */
#define WM8995_GP14_PD_MASK 0x2000 /* GP14_PD */
#define WM8995_GP14_PD_SHIFT 13 /* GP14_PD */
#define WM8995_GP14_PD_WIDTH 1 /* GP14_PD */
#define WM8995_GP14_POL 0x0400 /* GP14_POL */
#define WM8995_GP14_POL_MASK 0x0400 /* GP14_POL */
#define WM8995_GP14_POL_SHIFT 10 /* GP14_POL */
#define WM8995_GP14_POL_WIDTH 1 /* GP14_POL */
#define WM8995_GP14_OP_CFG 0x0200 /* GP14_OP_CFG */
#define WM8995_GP14_OP_CFG_MASK 0x0200 /* GP14_OP_CFG */
#define WM8995_GP14_OP_CFG_SHIFT 9 /* GP14_OP_CFG */
#define WM8995_GP14_OP_CFG_WIDTH 1 /* GP14_OP_CFG */
#define WM8995_GP14_DB 0x0100 /* GP14_DB */
#define WM8995_GP14_DB_MASK 0x0100 /* GP14_DB */
#define WM8995_GP14_DB_SHIFT 8 /* GP14_DB */
#define WM8995_GP14_DB_WIDTH 1 /* GP14_DB */
#define WM8995_GP14_LVL 0x0040 /* GP14_LVL */
#define WM8995_GP14_LVL_MASK 0x0040 /* GP14_LVL */
#define WM8995_GP14_LVL_SHIFT 6 /* GP14_LVL */
#define WM8995_GP14_LVL_WIDTH 1 /* GP14_LVL */
#define WM8995_GP14_FN_MASK 0x001F /* GP14_FN - [4:0] */
#define WM8995_GP14_FN_SHIFT 0 /* GP14_FN - [4:0] */
#define WM8995_GP14_FN_WIDTH 5 /* GP14_FN - [4:0] */
/*
* R1824 (0x720) - Pull Control (1)
*/
#define WM8995_DMICDAT3_PD 0x4000 /* DMICDAT3_PD */
#define WM8995_DMICDAT3_PD_MASK 0x4000 /* DMICDAT3_PD */
#define WM8995_DMICDAT3_PD_SHIFT 14 /* DMICDAT3_PD */
#define WM8995_DMICDAT3_PD_WIDTH 1 /* DMICDAT3_PD */
#define WM8995_DMICDAT2_PD 0x1000 /* DMICDAT2_PD */
#define WM8995_DMICDAT2_PD_MASK 0x1000 /* DMICDAT2_PD */
#define WM8995_DMICDAT2_PD_SHIFT 12 /* DMICDAT2_PD */
#define WM8995_DMICDAT2_PD_WIDTH 1 /* DMICDAT2_PD */
#define WM8995_DMICDAT1_PD 0x0400 /* DMICDAT1_PD */
#define WM8995_DMICDAT1_PD_MASK 0x0400 /* DMICDAT1_PD */
#define WM8995_DMICDAT1_PD_SHIFT 10 /* DMICDAT1_PD */
#define WM8995_DMICDAT1_PD_WIDTH 1 /* DMICDAT1_PD */
#define WM8995_MCLK2_PU 0x0200 /* MCLK2_PU */
#define WM8995_MCLK2_PU_MASK 0x0200 /* MCLK2_PU */
#define WM8995_MCLK2_PU_SHIFT 9 /* MCLK2_PU */
#define WM8995_MCLK2_PU_WIDTH 1 /* MCLK2_PU */
#define WM8995_MCLK2_PD 0x0100 /* MCLK2_PD */
#define WM8995_MCLK2_PD_MASK 0x0100 /* MCLK2_PD */
#define WM8995_MCLK2_PD_SHIFT 8 /* MCLK2_PD */
#define WM8995_MCLK2_PD_WIDTH 1 /* MCLK2_PD */
#define WM8995_MCLK1_PU 0x0080 /* MCLK1_PU */
#define WM8995_MCLK1_PU_MASK 0x0080 /* MCLK1_PU */
#define WM8995_MCLK1_PU_SHIFT 7 /* MCLK1_PU */
#define WM8995_MCLK1_PU_WIDTH 1 /* MCLK1_PU */
#define WM8995_MCLK1_PD 0x0040 /* MCLK1_PD */
#define WM8995_MCLK1_PD_MASK 0x0040 /* MCLK1_PD */
#define WM8995_MCLK1_PD_SHIFT 6 /* MCLK1_PD */
#define WM8995_MCLK1_PD_WIDTH 1 /* MCLK1_PD */
#define WM8995_DACDAT1_PU 0x0020 /* DACDAT1_PU */
#define WM8995_DACDAT1_PU_MASK 0x0020 /* DACDAT1_PU */
#define WM8995_DACDAT1_PU_SHIFT 5 /* DACDAT1_PU */
#define WM8995_DACDAT1_PU_WIDTH 1 /* DACDAT1_PU */
#define WM8995_DACDAT1_PD 0x0010 /* DACDAT1_PD */
#define WM8995_DACDAT1_PD_MASK 0x0010 /* DACDAT1_PD */
#define WM8995_DACDAT1_PD_SHIFT 4 /* DACDAT1_PD */
#define WM8995_DACDAT1_PD_WIDTH 1 /* DACDAT1_PD */
#define WM8995_DACLRCLK1_PU 0x0008 /* DACLRCLK1_PU */
#define WM8995_DACLRCLK1_PU_MASK 0x0008 /* DACLRCLK1_PU */
#define WM8995_DACLRCLK1_PU_SHIFT 3 /* DACLRCLK1_PU */
#define WM8995_DACLRCLK1_PU_WIDTH 1 /* DACLRCLK1_PU */
#define WM8995_DACLRCLK1_PD 0x0004 /* DACLRCLK1_PD */
#define WM8995_DACLRCLK1_PD_MASK 0x0004 /* DACLRCLK1_PD */
#define WM8995_DACLRCLK1_PD_SHIFT 2 /* DACLRCLK1_PD */
#define WM8995_DACLRCLK1_PD_WIDTH 1 /* DACLRCLK1_PD */
#define WM8995_BCLK1_PU 0x0002 /* BCLK1_PU */
#define WM8995_BCLK1_PU_MASK 0x0002 /* BCLK1_PU */
#define WM8995_BCLK1_PU_SHIFT 1 /* BCLK1_PU */
#define WM8995_BCLK1_PU_WIDTH 1 /* BCLK1_PU */
#define WM8995_BCLK1_PD 0x0001 /* BCLK1_PD */
#define WM8995_BCLK1_PD_MASK 0x0001 /* BCLK1_PD */
#define WM8995_BCLK1_PD_SHIFT 0 /* BCLK1_PD */
#define WM8995_BCLK1_PD_WIDTH 1 /* BCLK1_PD */
/*
* R1825 (0x721) - Pull Control (2)
*/
#define WM8995_LDO1ENA_PD 0x0010 /* LDO1ENA_PD */
#define WM8995_LDO1ENA_PD_MASK 0x0010 /* LDO1ENA_PD */
#define WM8995_LDO1ENA_PD_SHIFT 4 /* LDO1ENA_PD */
#define WM8995_LDO1ENA_PD_WIDTH 1 /* LDO1ENA_PD */
#define WM8995_MODE_PD 0x0004 /* MODE_PD */
#define WM8995_MODE_PD_MASK 0x0004 /* MODE_PD */
#define WM8995_MODE_PD_SHIFT 2 /* MODE_PD */
#define WM8995_MODE_PD_WIDTH 1 /* MODE_PD */
#define WM8995_CSNADDR_PD 0x0001 /* CSNADDR_PD */
#define WM8995_CSNADDR_PD_MASK 0x0001 /* CSNADDR_PD */
#define WM8995_CSNADDR_PD_SHIFT 0 /* CSNADDR_PD */
#define WM8995_CSNADDR_PD_WIDTH 1 /* CSNADDR_PD */
/*
* R1840 (0x730) - Interrupt Status 1
*/
#define WM8995_GP14_EINT 0x2000 /* GP14_EINT */
#define WM8995_GP14_EINT_MASK 0x2000 /* GP14_EINT */
#define WM8995_GP14_EINT_SHIFT 13 /* GP14_EINT */
#define WM8995_GP14_EINT_WIDTH 1 /* GP14_EINT */
#define WM8995_GP13_EINT 0x1000 /* GP13_EINT */
#define WM8995_GP13_EINT_MASK 0x1000 /* GP13_EINT */
#define WM8995_GP13_EINT_SHIFT 12 /* GP13_EINT */
#define WM8995_GP13_EINT_WIDTH 1 /* GP13_EINT */
#define WM8995_GP12_EINT 0x0800 /* GP12_EINT */
#define WM8995_GP12_EINT_MASK 0x0800 /* GP12_EINT */
#define WM8995_GP12_EINT_SHIFT 11 /* GP12_EINT */
#define WM8995_GP12_EINT_WIDTH 1 /* GP12_EINT */
#define WM8995_GP11_EINT 0x0400 /* GP11_EINT */
#define WM8995_GP11_EINT_MASK 0x0400 /* GP11_EINT */
#define WM8995_GP11_EINT_SHIFT 10 /* GP11_EINT */
#define WM8995_GP11_EINT_WIDTH 1 /* GP11_EINT */
#define WM8995_GP10_EINT 0x0200 /* GP10_EINT */
#define WM8995_GP10_EINT_MASK 0x0200 /* GP10_EINT */
#define WM8995_GP10_EINT_SHIFT 9 /* GP10_EINT */
#define WM8995_GP10_EINT_WIDTH 1 /* GP10_EINT */
#define WM8995_GP9_EINT 0x0100 /* GP9_EINT */
#define WM8995_GP9_EINT_MASK 0x0100 /* GP9_EINT */
#define WM8995_GP9_EINT_SHIFT 8 /* GP9_EINT */
#define WM8995_GP9_EINT_WIDTH 1 /* GP9_EINT */
#define WM8995_GP8_EINT 0x0080 /* GP8_EINT */
#define WM8995_GP8_EINT_MASK 0x0080 /* GP8_EINT */
#define WM8995_GP8_EINT_SHIFT 7 /* GP8_EINT */
#define WM8995_GP8_EINT_WIDTH 1 /* GP8_EINT */
#define WM8995_GP7_EINT 0x0040 /* GP7_EINT */
#define WM8995_GP7_EINT_MASK 0x0040 /* GP7_EINT */
#define WM8995_GP7_EINT_SHIFT 6 /* GP7_EINT */
#define WM8995_GP7_EINT_WIDTH 1 /* GP7_EINT */
#define WM8995_GP6_EINT 0x0020 /* GP6_EINT */
#define WM8995_GP6_EINT_MASK 0x0020 /* GP6_EINT */
#define WM8995_GP6_EINT_SHIFT 5 /* GP6_EINT */
#define WM8995_GP6_EINT_WIDTH 1 /* GP6_EINT */
#define WM8995_GP5_EINT 0x0010 /* GP5_EINT */
#define WM8995_GP5_EINT_MASK 0x0010 /* GP5_EINT */
#define WM8995_GP5_EINT_SHIFT 4 /* GP5_EINT */
#define WM8995_GP5_EINT_WIDTH 1 /* GP5_EINT */
#define WM8995_GP4_EINT 0x0008 /* GP4_EINT */
#define WM8995_GP4_EINT_MASK 0x0008 /* GP4_EINT */
#define WM8995_GP4_EINT_SHIFT 3 /* GP4_EINT */
#define WM8995_GP4_EINT_WIDTH 1 /* GP4_EINT */
#define WM8995_GP3_EINT 0x0004 /* GP3_EINT */
#define WM8995_GP3_EINT_MASK 0x0004 /* GP3_EINT */
#define WM8995_GP3_EINT_SHIFT 2 /* GP3_EINT */
#define WM8995_GP3_EINT_WIDTH 1 /* GP3_EINT */
#define WM8995_GP2_EINT 0x0002 /* GP2_EINT */
#define WM8995_GP2_EINT_MASK 0x0002 /* GP2_EINT */
#define WM8995_GP2_EINT_SHIFT 1 /* GP2_EINT */
#define WM8995_GP2_EINT_WIDTH 1 /* GP2_EINT */
#define WM8995_GP1_EINT 0x0001 /* GP1_EINT */
#define WM8995_GP1_EINT_MASK 0x0001 /* GP1_EINT */
#define WM8995_GP1_EINT_SHIFT 0 /* GP1_EINT */
#define WM8995_GP1_EINT_WIDTH 1 /* GP1_EINT */
/*
* R1841 (0x731) - Interrupt Status 2
*/
#define WM8995_DCS_DONE_23_EINT 0x1000 /* DCS_DONE_23_EINT */
#define WM8995_DCS_DONE_23_EINT_MASK 0x1000 /* DCS_DONE_23_EINT */
#define WM8995_DCS_DONE_23_EINT_SHIFT 12 /* DCS_DONE_23_EINT */
#define WM8995_DCS_DONE_23_EINT_WIDTH 1 /* DCS_DONE_23_EINT */
#define WM8995_DCS_DONE_01_EINT 0x0800 /* DCS_DONE_01_EINT */
#define WM8995_DCS_DONE_01_EINT_MASK 0x0800 /* DCS_DONE_01_EINT */
#define WM8995_DCS_DONE_01_EINT_SHIFT 11 /* DCS_DONE_01_EINT */
#define WM8995_DCS_DONE_01_EINT_WIDTH 1 /* DCS_DONE_01_EINT */
#define WM8995_WSEQ_DONE_EINT 0x0400 /* WSEQ_DONE_EINT */
#define WM8995_WSEQ_DONE_EINT_MASK 0x0400 /* WSEQ_DONE_EINT */
#define WM8995_WSEQ_DONE_EINT_SHIFT 10 /* WSEQ_DONE_EINT */
#define WM8995_WSEQ_DONE_EINT_WIDTH 1 /* WSEQ_DONE_EINT */
#define WM8995_FIFOS_ERR_EINT 0x0200 /* FIFOS_ERR_EINT */
#define WM8995_FIFOS_ERR_EINT_MASK 0x0200 /* FIFOS_ERR_EINT */
#define WM8995_FIFOS_ERR_EINT_SHIFT 9 /* FIFOS_ERR_EINT */
#define WM8995_FIFOS_ERR_EINT_WIDTH 1 /* FIFOS_ERR_EINT */
#define WM8995_AIF2DRC_SIG_DET_EINT 0x0100 /* AIF2DRC_SIG_DET_EINT */
#define WM8995_AIF2DRC_SIG_DET_EINT_MASK 0x0100 /* AIF2DRC_SIG_DET_EINT */
#define WM8995_AIF2DRC_SIG_DET_EINT_SHIFT 8 /* AIF2DRC_SIG_DET_EINT */
#define WM8995_AIF2DRC_SIG_DET_EINT_WIDTH 1 /* AIF2DRC_SIG_DET_EINT */
#define WM8995_AIF1DRC2_SIG_DET_EINT 0x0080 /* AIF1DRC2_SIG_DET_EINT */
#define WM8995_AIF1DRC2_SIG_DET_EINT_MASK 0x0080 /* AIF1DRC2_SIG_DET_EINT */
#define WM8995_AIF1DRC2_SIG_DET_EINT_SHIFT 7 /* AIF1DRC2_SIG_DET_EINT */
#define WM8995_AIF1DRC2_SIG_DET_EINT_WIDTH 1 /* AIF1DRC2_SIG_DET_EINT */
#define WM8995_AIF1DRC1_SIG_DET_EINT 0x0040 /* AIF1DRC1_SIG_DET_EINT */
#define WM8995_AIF1DRC1_SIG_DET_EINT_MASK 0x0040 /* AIF1DRC1_SIG_DET_EINT */
#define WM8995_AIF1DRC1_SIG_DET_EINT_SHIFT 6 /* AIF1DRC1_SIG_DET_EINT */
#define WM8995_AIF1DRC1_SIG_DET_EINT_WIDTH 1 /* AIF1DRC1_SIG_DET_EINT */
#define WM8995_SRC2_LOCK_EINT 0x0020 /* SRC2_LOCK_EINT */
#define WM8995_SRC2_LOCK_EINT_MASK 0x0020 /* SRC2_LOCK_EINT */
#define WM8995_SRC2_LOCK_EINT_SHIFT 5 /* SRC2_LOCK_EINT */
#define WM8995_SRC2_LOCK_EINT_WIDTH 1 /* SRC2_LOCK_EINT */
#define WM8995_SRC1_LOCK_EINT 0x0010 /* SRC1_LOCK_EINT */
#define WM8995_SRC1_LOCK_EINT_MASK 0x0010 /* SRC1_LOCK_EINT */
#define WM8995_SRC1_LOCK_EINT_SHIFT 4 /* SRC1_LOCK_EINT */
#define WM8995_SRC1_LOCK_EINT_WIDTH 1 /* SRC1_LOCK_EINT */
#define WM8995_FLL2_LOCK_EINT 0x0008 /* FLL2_LOCK_EINT */
#define WM8995_FLL2_LOCK_EINT_MASK 0x0008 /* FLL2_LOCK_EINT */
#define WM8995_FLL2_LOCK_EINT_SHIFT 3 /* FLL2_LOCK_EINT */
#define WM8995_FLL2_LOCK_EINT_WIDTH 1 /* FLL2_LOCK_EINT */
#define WM8995_FLL1_LOCK_EINT 0x0004 /* FLL1_LOCK_EINT */
#define WM8995_FLL1_LOCK_EINT_MASK 0x0004 /* FLL1_LOCK_EINT */
#define WM8995_FLL1_LOCK_EINT_SHIFT 2 /* FLL1_LOCK_EINT */
#define WM8995_FLL1_LOCK_EINT_WIDTH 1 /* FLL1_LOCK_EINT */
#define WM8995_HP_DONE_EINT 0x0002 /* HP_DONE_EINT */
#define WM8995_HP_DONE_EINT_MASK 0x0002 /* HP_DONE_EINT */
#define WM8995_HP_DONE_EINT_SHIFT 1 /* HP_DONE_EINT */
#define WM8995_HP_DONE_EINT_WIDTH 1 /* HP_DONE_EINT */
#define WM8995_MICD_EINT 0x0001 /* MICD_EINT */
#define WM8995_MICD_EINT_MASK 0x0001 /* MICD_EINT */
#define WM8995_MICD_EINT_SHIFT 0 /* MICD_EINT */
#define WM8995_MICD_EINT_WIDTH 1 /* MICD_EINT */
/*
* R1842 (0x732) - Interrupt Raw Status 2
*/
#define WM8995_DCS_DONE_23_STS 0x1000 /* DCS_DONE_23_STS */
#define WM8995_DCS_DONE_23_STS_MASK 0x1000 /* DCS_DONE_23_STS */
#define WM8995_DCS_DONE_23_STS_SHIFT 12 /* DCS_DONE_23_STS */
#define WM8995_DCS_DONE_23_STS_WIDTH 1 /* DCS_DONE_23_STS */
#define WM8995_DCS_DONE_01_STS 0x0800 /* DCS_DONE_01_STS */
#define WM8995_DCS_DONE_01_STS_MASK 0x0800 /* DCS_DONE_01_STS */
#define WM8995_DCS_DONE_01_STS_SHIFT 11 /* DCS_DONE_01_STS */
#define WM8995_DCS_DONE_01_STS_WIDTH 1 /* DCS_DONE_01_STS */
#define WM8995_WSEQ_DONE_STS 0x0400 /* WSEQ_DONE_STS */
#define WM8995_WSEQ_DONE_STS_MASK 0x0400 /* WSEQ_DONE_STS */
#define WM8995_WSEQ_DONE_STS_SHIFT 10 /* WSEQ_DONE_STS */
#define WM8995_WSEQ_DONE_STS_WIDTH 1 /* WSEQ_DONE_STS */
#define WM8995_FIFOS_ERR_STS 0x0200 /* FIFOS_ERR_STS */
#define WM8995_FIFOS_ERR_STS_MASK 0x0200 /* FIFOS_ERR_STS */
#define WM8995_FIFOS_ERR_STS_SHIFT 9 /* FIFOS_ERR_STS */
#define WM8995_FIFOS_ERR_STS_WIDTH 1 /* FIFOS_ERR_STS */
#define WM8995_AIF2DRC_SIG_DET_STS 0x0100 /* AIF2DRC_SIG_DET_STS */
#define WM8995_AIF2DRC_SIG_DET_STS_MASK 0x0100 /* AIF2DRC_SIG_DET_STS */
#define WM8995_AIF2DRC_SIG_DET_STS_SHIFT 8 /* AIF2DRC_SIG_DET_STS */
#define WM8995_AIF2DRC_SIG_DET_STS_WIDTH 1 /* AIF2DRC_SIG_DET_STS */
#define WM8995_AIF1DRC2_SIG_DET_STS 0x0080 /* AIF1DRC2_SIG_DET_STS */
#define WM8995_AIF1DRC2_SIG_DET_STS_MASK 0x0080 /* AIF1DRC2_SIG_DET_STS */
#define WM8995_AIF1DRC2_SIG_DET_STS_SHIFT 7 /* AIF1DRC2_SIG_DET_STS */
#define WM8995_AIF1DRC2_SIG_DET_STS_WIDTH 1 /* AIF1DRC2_SIG_DET_STS */
#define WM8995_AIF1DRC1_SIG_DET_STS 0x0040 /* AIF1DRC1_SIG_DET_STS */
#define WM8995_AIF1DRC1_SIG_DET_STS_MASK 0x0040 /* AIF1DRC1_SIG_DET_STS */
#define WM8995_AIF1DRC1_SIG_DET_STS_SHIFT 6 /* AIF1DRC1_SIG_DET_STS */
#define WM8995_AIF1DRC1_SIG_DET_STS_WIDTH 1 /* AIF1DRC1_SIG_DET_STS */
#define WM8995_SRC2_LOCK_STS 0x0020 /* SRC2_LOCK_STS */
#define WM8995_SRC2_LOCK_STS_MASK 0x0020 /* SRC2_LOCK_STS */
#define WM8995_SRC2_LOCK_STS_SHIFT 5 /* SRC2_LOCK_STS */
#define WM8995_SRC2_LOCK_STS_WIDTH 1 /* SRC2_LOCK_STS */
#define WM8995_SRC1_LOCK_STS 0x0010 /* SRC1_LOCK_STS */
#define WM8995_SRC1_LOCK_STS_MASK 0x0010 /* SRC1_LOCK_STS */
#define WM8995_SRC1_LOCK_STS_SHIFT 4 /* SRC1_LOCK_STS */
#define WM8995_SRC1_LOCK_STS_WIDTH 1 /* SRC1_LOCK_STS */
#define WM8995_FLL2_LOCK_STS 0x0008 /* FLL2_LOCK_STS */
#define WM8995_FLL2_LOCK_STS_MASK 0x0008 /* FLL2_LOCK_STS */
#define WM8995_FLL2_LOCK_STS_SHIFT 3 /* FLL2_LOCK_STS */
#define WM8995_FLL2_LOCK_STS_WIDTH 1 /* FLL2_LOCK_STS */
#define WM8995_FLL1_LOCK_STS 0x0004 /* FLL1_LOCK_STS */
#define WM8995_FLL1_LOCK_STS_MASK 0x0004 /* FLL1_LOCK_STS */
#define WM8995_FLL1_LOCK_STS_SHIFT 2 /* FLL1_LOCK_STS */
#define WM8995_FLL1_LOCK_STS_WIDTH 1 /* FLL1_LOCK_STS */
/*
* R1848 (0x738) - Interrupt Status 1 Mask
*/
#define WM8995_IM_GP14_EINT 0x2000 /* IM_GP14_EINT */
#define WM8995_IM_GP14_EINT_MASK 0x2000 /* IM_GP14_EINT */
#define WM8995_IM_GP14_EINT_SHIFT 13 /* IM_GP14_EINT */
#define WM8995_IM_GP14_EINT_WIDTH 1 /* IM_GP14_EINT */
#define WM8995_IM_GP13_EINT 0x1000 /* IM_GP13_EINT */
#define WM8995_IM_GP13_EINT_MASK 0x1000 /* IM_GP13_EINT */
#define WM8995_IM_GP13_EINT_SHIFT 12 /* IM_GP13_EINT */
#define WM8995_IM_GP13_EINT_WIDTH 1 /* IM_GP13_EINT */
#define WM8995_IM_GP12_EINT 0x0800 /* IM_GP12_EINT */
#define WM8995_IM_GP12_EINT_MASK 0x0800 /* IM_GP12_EINT */
#define WM8995_IM_GP12_EINT_SHIFT 11 /* IM_GP12_EINT */
#define WM8995_IM_GP12_EINT_WIDTH 1 /* IM_GP12_EINT */
#define WM8995_IM_GP11_EINT 0x0400 /* IM_GP11_EINT */
#define WM8995_IM_GP11_EINT_MASK 0x0400 /* IM_GP11_EINT */
#define WM8995_IM_GP11_EINT_SHIFT 10 /* IM_GP11_EINT */
#define WM8995_IM_GP11_EINT_WIDTH 1 /* IM_GP11_EINT */
#define WM8995_IM_GP10_EINT 0x0200 /* IM_GP10_EINT */
#define WM8995_IM_GP10_EINT_MASK 0x0200 /* IM_GP10_EINT */
#define WM8995_IM_GP10_EINT_SHIFT 9 /* IM_GP10_EINT */
#define WM8995_IM_GP10_EINT_WIDTH 1 /* IM_GP10_EINT */
#define WM8995_IM_GP9_EINT 0x0100 /* IM_GP9_EINT */
#define WM8995_IM_GP9_EINT_MASK 0x0100 /* IM_GP9_EINT */
#define WM8995_IM_GP9_EINT_SHIFT 8 /* IM_GP9_EINT */
#define WM8995_IM_GP9_EINT_WIDTH 1 /* IM_GP9_EINT */
#define WM8995_IM_GP8_EINT 0x0080 /* IM_GP8_EINT */
#define WM8995_IM_GP8_EINT_MASK 0x0080 /* IM_GP8_EINT */
#define WM8995_IM_GP8_EINT_SHIFT 7 /* IM_GP8_EINT */
#define WM8995_IM_GP8_EINT_WIDTH 1 /* IM_GP8_EINT */
#define WM8995_IM_GP7_EINT 0x0040 /* IM_GP7_EINT */
#define WM8995_IM_GP7_EINT_MASK 0x0040 /* IM_GP7_EINT */
#define WM8995_IM_GP7_EINT_SHIFT 6 /* IM_GP7_EINT */
#define WM8995_IM_GP7_EINT_WIDTH 1 /* IM_GP7_EINT */
#define WM8995_IM_GP6_EINT 0x0020 /* IM_GP6_EINT */
#define WM8995_IM_GP6_EINT_MASK 0x0020 /* IM_GP6_EINT */
#define WM8995_IM_GP6_EINT_SHIFT 5 /* IM_GP6_EINT */
#define WM8995_IM_GP6_EINT_WIDTH 1 /* IM_GP6_EINT */
#define WM8995_IM_GP5_EINT 0x0010 /* IM_GP5_EINT */
#define WM8995_IM_GP5_EINT_MASK 0x0010 /* IM_GP5_EINT */
#define WM8995_IM_GP5_EINT_SHIFT 4 /* IM_GP5_EINT */
#define WM8995_IM_GP5_EINT_WIDTH 1 /* IM_GP5_EINT */
#define WM8995_IM_GP4_EINT 0x0008 /* IM_GP4_EINT */
#define WM8995_IM_GP4_EINT_MASK 0x0008 /* IM_GP4_EINT */
#define WM8995_IM_GP4_EINT_SHIFT 3 /* IM_GP4_EINT */
#define WM8995_IM_GP4_EINT_WIDTH 1 /* IM_GP4_EINT */
#define WM8995_IM_GP3_EINT 0x0004 /* IM_GP3_EINT */
#define WM8995_IM_GP3_EINT_MASK 0x0004 /* IM_GP3_EINT */
#define WM8995_IM_GP3_EINT_SHIFT 2 /* IM_GP3_EINT */
#define WM8995_IM_GP3_EINT_WIDTH 1 /* IM_GP3_EINT */
#define WM8995_IM_GP2_EINT 0x0002 /* IM_GP2_EINT */
#define WM8995_IM_GP2_EINT_MASK 0x0002 /* IM_GP2_EINT */
#define WM8995_IM_GP2_EINT_SHIFT 1 /* IM_GP2_EINT */
#define WM8995_IM_GP2_EINT_WIDTH 1 /* IM_GP2_EINT */
#define WM8995_IM_GP1_EINT 0x0001 /* IM_GP1_EINT */
#define WM8995_IM_GP1_EINT_MASK 0x0001 /* IM_GP1_EINT */
#define WM8995_IM_GP1_EINT_SHIFT 0 /* IM_GP1_EINT */
#define WM8995_IM_GP1_EINT_WIDTH 1 /* IM_GP1_EINT */
/*
* R1849 (0x739) - Interrupt Status 2 Mask
*/
#define WM8995_IM_DCS_DONE_23_EINT 0x1000 /* IM_DCS_DONE_23_EINT */
#define WM8995_IM_DCS_DONE_23_EINT_MASK 0x1000 /* IM_DCS_DONE_23_EINT */
#define WM8995_IM_DCS_DONE_23_EINT_SHIFT 12 /* IM_DCS_DONE_23_EINT */
#define WM8995_IM_DCS_DONE_23_EINT_WIDTH 1 /* IM_DCS_DONE_23_EINT */
#define WM8995_IM_DCS_DONE_01_EINT 0x0800 /* IM_DCS_DONE_01_EINT */
#define WM8995_IM_DCS_DONE_01_EINT_MASK 0x0800 /* IM_DCS_DONE_01_EINT */
#define WM8995_IM_DCS_DONE_01_EINT_SHIFT 11 /* IM_DCS_DONE_01_EINT */
#define WM8995_IM_DCS_DONE_01_EINT_WIDTH 1 /* IM_DCS_DONE_01_EINT */
#define WM8995_IM_WSEQ_DONE_EINT 0x0400 /* IM_WSEQ_DONE_EINT */
#define WM8995_IM_WSEQ_DONE_EINT_MASK 0x0400 /* IM_WSEQ_DONE_EINT */
#define WM8995_IM_WSEQ_DONE_EINT_SHIFT 10 /* IM_WSEQ_DONE_EINT */
#define WM8995_IM_WSEQ_DONE_EINT_WIDTH 1 /* IM_WSEQ_DONE_EINT */
#define WM8995_IM_FIFOS_ERR_EINT 0x0200 /* IM_FIFOS_ERR_EINT */
#define WM8995_IM_FIFOS_ERR_EINT_MASK 0x0200 /* IM_FIFOS_ERR_EINT */
#define WM8995_IM_FIFOS_ERR_EINT_SHIFT 9 /* IM_FIFOS_ERR_EINT */
#define WM8995_IM_FIFOS_ERR_EINT_WIDTH 1 /* IM_FIFOS_ERR_EINT */
#define WM8995_IM_AIF2DRC_SIG_DET_EINT 0x0100 /* IM_AIF2DRC_SIG_DET_EINT */
#define WM8995_IM_AIF2DRC_SIG_DET_EINT_MASK 0x0100 /* IM_AIF2DRC_SIG_DET_EINT */
#define WM8995_IM_AIF2DRC_SIG_DET_EINT_SHIFT 8 /* IM_AIF2DRC_SIG_DET_EINT */
#define WM8995_IM_AIF2DRC_SIG_DET_EINT_WIDTH 1 /* IM_AIF2DRC_SIG_DET_EINT */
#define WM8995_IM_AIF1DRC2_SIG_DET_EINT 0x0080 /* IM_AIF1DRC2_SIG_DET_EINT */
#define WM8995_IM_AIF1DRC2_SIG_DET_EINT_MASK 0x0080 /* IM_AIF1DRC2_SIG_DET_EINT */
#define WM8995_IM_AIF1DRC2_SIG_DET_EINT_SHIFT 7 /* IM_AIF1DRC2_SIG_DET_EINT */
#define WM8995_IM_AIF1DRC2_SIG_DET_EINT_WIDTH 1 /* IM_AIF1DRC2_SIG_DET_EINT */
#define WM8995_IM_AIF1DRC1_SIG_DET_EINT 0x0040 /* IM_AIF1DRC1_SIG_DET_EINT */
#define WM8995_IM_AIF1DRC1_SIG_DET_EINT_MASK 0x0040 /* IM_AIF1DRC1_SIG_DET_EINT */
#define WM8995_IM_AIF1DRC1_SIG_DET_EINT_SHIFT 6 /* IM_AIF1DRC1_SIG_DET_EINT */
#define WM8995_IM_AIF1DRC1_SIG_DET_EINT_WIDTH 1 /* IM_AIF1DRC1_SIG_DET_EINT */
#define WM8995_IM_SRC2_LOCK_EINT 0x0020 /* IM_SRC2_LOCK_EINT */
#define WM8995_IM_SRC2_LOCK_EINT_MASK 0x0020 /* IM_SRC2_LOCK_EINT */
#define WM8995_IM_SRC2_LOCK_EINT_SHIFT 5 /* IM_SRC2_LOCK_EINT */
#define WM8995_IM_SRC2_LOCK_EINT_WIDTH 1 /* IM_SRC2_LOCK_EINT */
#define WM8995_IM_SRC1_LOCK_EINT 0x0010 /* IM_SRC1_LOCK_EINT */
#define WM8995_IM_SRC1_LOCK_EINT_MASK 0x0010 /* IM_SRC1_LOCK_EINT */
#define WM8995_IM_SRC1_LOCK_EINT_SHIFT 4 /* IM_SRC1_LOCK_EINT */
#define WM8995_IM_SRC1_LOCK_EINT_WIDTH 1 /* IM_SRC1_LOCK_EINT */
#define WM8995_IM_FLL2_LOCK_EINT 0x0008 /* IM_FLL2_LOCK_EINT */
#define WM8995_IM_FLL2_LOCK_EINT_MASK 0x0008 /* IM_FLL2_LOCK_EINT */
#define WM8995_IM_FLL2_LOCK_EINT_SHIFT 3 /* IM_FLL2_LOCK_EINT */
#define WM8995_IM_FLL2_LOCK_EINT_WIDTH 1 /* IM_FLL2_LOCK_EINT */
#define WM8995_IM_FLL1_LOCK_EINT 0x0004 /* IM_FLL1_LOCK_EINT */
#define WM8995_IM_FLL1_LOCK_EINT_MASK 0x0004 /* IM_FLL1_LOCK_EINT */
#define WM8995_IM_FLL1_LOCK_EINT_SHIFT 2 /* IM_FLL1_LOCK_EINT */
#define WM8995_IM_FLL1_LOCK_EINT_WIDTH 1 /* IM_FLL1_LOCK_EINT */
#define WM8995_IM_HP_DONE_EINT 0x0002 /* IM_HP_DONE_EINT */
#define WM8995_IM_HP_DONE_EINT_MASK 0x0002 /* IM_HP_DONE_EINT */
#define WM8995_IM_HP_DONE_EINT_SHIFT 1 /* IM_HP_DONE_EINT */
#define WM8995_IM_HP_DONE_EINT_WIDTH 1 /* IM_HP_DONE_EINT */
#define WM8995_IM_MICD_EINT 0x0001 /* IM_MICD_EINT */
#define WM8995_IM_MICD_EINT_MASK 0x0001 /* IM_MICD_EINT */
#define WM8995_IM_MICD_EINT_SHIFT 0 /* IM_MICD_EINT */
#define WM8995_IM_MICD_EINT_WIDTH 1 /* IM_MICD_EINT */
/*
* R1856 (0x740) - Interrupt Control
*/
#define WM8995_IM_IRQ 0x0001 /* IM_IRQ */
#define WM8995_IM_IRQ_MASK 0x0001 /* IM_IRQ */
#define WM8995_IM_IRQ_SHIFT 0 /* IM_IRQ */
#define WM8995_IM_IRQ_WIDTH 1 /* IM_IRQ */
/*
* R2048 (0x800) - Left PDM Speaker 1
*/
#define WM8995_SPK1L_ENA 0x0010 /* SPK1L_ENA */
#define WM8995_SPK1L_ENA_MASK 0x0010 /* SPK1L_ENA */
#define WM8995_SPK1L_ENA_SHIFT 4 /* SPK1L_ENA */
#define WM8995_SPK1L_ENA_WIDTH 1 /* SPK1L_ENA */
#define WM8995_SPK1L_MUTE 0x0008 /* SPK1L_MUTE */
#define WM8995_SPK1L_MUTE_MASK 0x0008 /* SPK1L_MUTE */
#define WM8995_SPK1L_MUTE_SHIFT 3 /* SPK1L_MUTE */
#define WM8995_SPK1L_MUTE_WIDTH 1 /* SPK1L_MUTE */
#define WM8995_SPK1L_MUTE_ZC 0x0004 /* SPK1L_MUTE_ZC */
#define WM8995_SPK1L_MUTE_ZC_MASK 0x0004 /* SPK1L_MUTE_ZC */
#define WM8995_SPK1L_MUTE_ZC_SHIFT 2 /* SPK1L_MUTE_ZC */
#define WM8995_SPK1L_MUTE_ZC_WIDTH 1 /* SPK1L_MUTE_ZC */
#define WM8995_SPK1L_SRC_MASK 0x0003 /* SPK1L_SRC - [1:0] */
#define WM8995_SPK1L_SRC_SHIFT 0 /* SPK1L_SRC - [1:0] */
#define WM8995_SPK1L_SRC_WIDTH 2 /* SPK1L_SRC - [1:0] */
/*
* R2049 (0x801) - Right PDM Speaker 1
*/
#define WM8995_SPK1R_ENA 0x0010 /* SPK1R_ENA */
#define WM8995_SPK1R_ENA_MASK 0x0010 /* SPK1R_ENA */
#define WM8995_SPK1R_ENA_SHIFT 4 /* SPK1R_ENA */
#define WM8995_SPK1R_ENA_WIDTH 1 /* SPK1R_ENA */
#define WM8995_SPK1R_MUTE 0x0008 /* SPK1R_MUTE */
#define WM8995_SPK1R_MUTE_MASK 0x0008 /* SPK1R_MUTE */
#define WM8995_SPK1R_MUTE_SHIFT 3 /* SPK1R_MUTE */
#define WM8995_SPK1R_MUTE_WIDTH 1 /* SPK1R_MUTE */
#define WM8995_SPK1R_MUTE_ZC 0x0004 /* SPK1R_MUTE_ZC */
#define WM8995_SPK1R_MUTE_ZC_MASK 0x0004 /* SPK1R_MUTE_ZC */
#define WM8995_SPK1R_MUTE_ZC_SHIFT 2 /* SPK1R_MUTE_ZC */
#define WM8995_SPK1R_MUTE_ZC_WIDTH 1 /* SPK1R_MUTE_ZC */
#define WM8995_SPK1R_SRC_MASK 0x0003 /* SPK1R_SRC - [1:0] */
#define WM8995_SPK1R_SRC_SHIFT 0 /* SPK1R_SRC - [1:0] */
#define WM8995_SPK1R_SRC_WIDTH 2 /* SPK1R_SRC - [1:0] */
/*
* R2050 (0x802) - PDM Speaker 1 Mute Sequence
*/
#define WM8995_SPK1_MUTE_SEQ1_MASK 0x00FF /* SPK1_MUTE_SEQ1 - [7:0] */
#define WM8995_SPK1_MUTE_SEQ1_SHIFT 0 /* SPK1_MUTE_SEQ1 - [7:0] */
#define WM8995_SPK1_MUTE_SEQ1_WIDTH 8 /* SPK1_MUTE_SEQ1 - [7:0] */
/*
* R2056 (0x808) - Left PDM Speaker 2
*/
#define WM8995_SPK2L_ENA 0x0010 /* SPK2L_ENA */
#define WM8995_SPK2L_ENA_MASK 0x0010 /* SPK2L_ENA */
#define WM8995_SPK2L_ENA_SHIFT 4 /* SPK2L_ENA */
#define WM8995_SPK2L_ENA_WIDTH 1 /* SPK2L_ENA */
#define WM8995_SPK2L_MUTE 0x0008 /* SPK2L_MUTE */
#define WM8995_SPK2L_MUTE_MASK 0x0008 /* SPK2L_MUTE */
#define WM8995_SPK2L_MUTE_SHIFT 3 /* SPK2L_MUTE */
#define WM8995_SPK2L_MUTE_WIDTH 1 /* SPK2L_MUTE */
#define WM8995_SPK2L_MUTE_ZC 0x0004 /* SPK2L_MUTE_ZC */
#define WM8995_SPK2L_MUTE_ZC_MASK 0x0004 /* SPK2L_MUTE_ZC */
#define WM8995_SPK2L_MUTE_ZC_SHIFT 2 /* SPK2L_MUTE_ZC */
#define WM8995_SPK2L_MUTE_ZC_WIDTH 1 /* SPK2L_MUTE_ZC */
#define WM8995_SPK2L_SRC_MASK 0x0003 /* SPK2L_SRC - [1:0] */
#define WM8995_SPK2L_SRC_SHIFT 0 /* SPK2L_SRC - [1:0] */
#define WM8995_SPK2L_SRC_WIDTH 2 /* SPK2L_SRC - [1:0] */
/*
* R2057 (0x809) - Right PDM Speaker 2
*/
#define WM8995_SPK2R_ENA 0x0010 /* SPK2R_ENA */
#define WM8995_SPK2R_ENA_MASK 0x0010 /* SPK2R_ENA */
#define WM8995_SPK2R_ENA_SHIFT 4 /* SPK2R_ENA */
#define WM8995_SPK2R_ENA_WIDTH 1 /* SPK2R_ENA */
#define WM8995_SPK2R_MUTE 0x0008 /* SPK2R_MUTE */
#define WM8995_SPK2R_MUTE_MASK 0x0008 /* SPK2R_MUTE */
#define WM8995_SPK2R_MUTE_SHIFT 3 /* SPK2R_MUTE */
#define WM8995_SPK2R_MUTE_WIDTH 1 /* SPK2R_MUTE */
#define WM8995_SPK2R_MUTE_ZC 0x0004 /* SPK2R_MUTE_ZC */
#define WM8995_SPK2R_MUTE_ZC_MASK 0x0004 /* SPK2R_MUTE_ZC */
#define WM8995_SPK2R_MUTE_ZC_SHIFT 2 /* SPK2R_MUTE_ZC */
#define WM8995_SPK2R_MUTE_ZC_WIDTH 1 /* SPK2R_MUTE_ZC */
#define WM8995_SPK2R_SRC_MASK 0x0003 /* SPK2R_SRC - [1:0] */
#define WM8995_SPK2R_SRC_SHIFT 0 /* SPK2R_SRC - [1:0] */
#define WM8995_SPK2R_SRC_WIDTH 2 /* SPK2R_SRC - [1:0] */
/*
* R2058 (0x80A) - PDM Speaker 2 Mute Sequence
*/
#define WM8995_SPK2_MUTE_SEQ1_MASK 0x00FF /* SPK2_MUTE_SEQ1 - [7:0] */
#define WM8995_SPK2_MUTE_SEQ1_SHIFT 0 /* SPK2_MUTE_SEQ1 - [7:0] */
#define WM8995_SPK2_MUTE_SEQ1_WIDTH 8 /* SPK2_MUTE_SEQ1 - [7:0] */
/*
* R12288 (0x3000) - Write Sequencer 0
*/
#define WM8995_WSEQ_ADDR0_MASK 0x3FFF /* WSEQ_ADDR0 - [13:0] */
#define WM8995_WSEQ_ADDR0_SHIFT 0 /* WSEQ_ADDR0 - [13:0] */
#define WM8995_WSEQ_ADDR0_WIDTH 14 /* WSEQ_ADDR0 - [13:0] */
/*
* R12289 (0x3001) - Write Sequencer 1
*/
#define WM8995_WSEQ_DATA0_MASK 0x00FF /* WSEQ_DATA0 - [7:0] */
#define WM8995_WSEQ_DATA0_SHIFT 0 /* WSEQ_DATA0 - [7:0] */
#define WM8995_WSEQ_DATA0_WIDTH 8 /* WSEQ_DATA0 - [7:0] */
/*
* R12290 (0x3002) - Write Sequencer 2
*/
#define WM8995_WSEQ_DATA_WIDTH0_MASK 0x0700 /* WSEQ_DATA_WIDTH0 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH0_SHIFT 8 /* WSEQ_DATA_WIDTH0 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH0_WIDTH 3 /* WSEQ_DATA_WIDTH0 - [10:8] */
#define WM8995_WSEQ_DATA_START0_MASK 0x000F /* WSEQ_DATA_START0 - [3:0] */
#define WM8995_WSEQ_DATA_START0_SHIFT 0 /* WSEQ_DATA_START0 - [3:0] */
#define WM8995_WSEQ_DATA_START0_WIDTH 4 /* WSEQ_DATA_START0 - [3:0] */
/*
* R12291 (0x3003) - Write Sequencer 3
*/
#define WM8995_WSEQ_EOS0 0x0100 /* WSEQ_EOS0 */
#define WM8995_WSEQ_EOS0_MASK 0x0100 /* WSEQ_EOS0 */
#define WM8995_WSEQ_EOS0_SHIFT 8 /* WSEQ_EOS0 */
#define WM8995_WSEQ_EOS0_WIDTH 1 /* WSEQ_EOS0 */
#define WM8995_WSEQ_DELAY0_MASK 0x000F /* WSEQ_DELAY0 - [3:0] */
#define WM8995_WSEQ_DELAY0_SHIFT 0 /* WSEQ_DELAY0 - [3:0] */
#define WM8995_WSEQ_DELAY0_WIDTH 4 /* WSEQ_DELAY0 - [3:0] */
/*
* R12292 (0x3004) - Write Sequencer 4
*/
#define WM8995_WSEQ_ADDR1_MASK 0x3FFF /* WSEQ_ADDR1 - [13:0] */
#define WM8995_WSEQ_ADDR1_SHIFT 0 /* WSEQ_ADDR1 - [13:0] */
#define WM8995_WSEQ_ADDR1_WIDTH 14 /* WSEQ_ADDR1 - [13:0] */
/*
* R12293 (0x3005) - Write Sequencer 5
*/
#define WM8995_WSEQ_DATA1_MASK 0x00FF /* WSEQ_DATA1 - [7:0] */
#define WM8995_WSEQ_DATA1_SHIFT 0 /* WSEQ_DATA1 - [7:0] */
#define WM8995_WSEQ_DATA1_WIDTH 8 /* WSEQ_DATA1 - [7:0] */
/*
* R12294 (0x3006) - Write Sequencer 6
*/
#define WM8995_WSEQ_DATA_WIDTH1_MASK 0x0700 /* WSEQ_DATA_WIDTH1 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH1_SHIFT 8 /* WSEQ_DATA_WIDTH1 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH1_WIDTH 3 /* WSEQ_DATA_WIDTH1 - [10:8] */
#define WM8995_WSEQ_DATA_START1_MASK 0x000F /* WSEQ_DATA_START1 - [3:0] */
#define WM8995_WSEQ_DATA_START1_SHIFT 0 /* WSEQ_DATA_START1 - [3:0] */
#define WM8995_WSEQ_DATA_START1_WIDTH 4 /* WSEQ_DATA_START1 - [3:0] */
/*
* R12295 (0x3007) - Write Sequencer 7
*/
#define WM8995_WSEQ_EOS1 0x0100 /* WSEQ_EOS1 */
#define WM8995_WSEQ_EOS1_MASK 0x0100 /* WSEQ_EOS1 */
#define WM8995_WSEQ_EOS1_SHIFT 8 /* WSEQ_EOS1 */
#define WM8995_WSEQ_EOS1_WIDTH 1 /* WSEQ_EOS1 */
#define WM8995_WSEQ_DELAY1_MASK 0x000F /* WSEQ_DELAY1 - [3:0] */
#define WM8995_WSEQ_DELAY1_SHIFT 0 /* WSEQ_DELAY1 - [3:0] */
#define WM8995_WSEQ_DELAY1_WIDTH 4 /* WSEQ_DELAY1 - [3:0] */
/*
* R12296 (0x3008) - Write Sequencer 8
*/
#define WM8995_WSEQ_ADDR2_MASK 0x3FFF /* WSEQ_ADDR2 - [13:0] */
#define WM8995_WSEQ_ADDR2_SHIFT 0 /* WSEQ_ADDR2 - [13:0] */
#define WM8995_WSEQ_ADDR2_WIDTH 14 /* WSEQ_ADDR2 - [13:0] */
/*
* R12297 (0x3009) - Write Sequencer 9
*/
#define WM8995_WSEQ_DATA2_MASK 0x00FF /* WSEQ_DATA2 - [7:0] */
#define WM8995_WSEQ_DATA2_SHIFT 0 /* WSEQ_DATA2 - [7:0] */
#define WM8995_WSEQ_DATA2_WIDTH 8 /* WSEQ_DATA2 - [7:0] */
/*
* R12298 (0x300A) - Write Sequencer 10
*/
#define WM8995_WSEQ_DATA_WIDTH2_MASK 0x0700 /* WSEQ_DATA_WIDTH2 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH2_SHIFT 8 /* WSEQ_DATA_WIDTH2 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH2_WIDTH 3 /* WSEQ_DATA_WIDTH2 - [10:8] */
#define WM8995_WSEQ_DATA_START2_MASK 0x000F /* WSEQ_DATA_START2 - [3:0] */
#define WM8995_WSEQ_DATA_START2_SHIFT 0 /* WSEQ_DATA_START2 - [3:0] */
#define WM8995_WSEQ_DATA_START2_WIDTH 4 /* WSEQ_DATA_START2 - [3:0] */
/*
* R12299 (0x300B) - Write Sequencer 11
*/
#define WM8995_WSEQ_EOS2 0x0100 /* WSEQ_EOS2 */
#define WM8995_WSEQ_EOS2_MASK 0x0100 /* WSEQ_EOS2 */
#define WM8995_WSEQ_EOS2_SHIFT 8 /* WSEQ_EOS2 */
#define WM8995_WSEQ_EOS2_WIDTH 1 /* WSEQ_EOS2 */
#define WM8995_WSEQ_DELAY2_MASK 0x000F /* WSEQ_DELAY2 - [3:0] */
#define WM8995_WSEQ_DELAY2_SHIFT 0 /* WSEQ_DELAY2 - [3:0] */
#define WM8995_WSEQ_DELAY2_WIDTH 4 /* WSEQ_DELAY2 - [3:0] */
/*
* R12300 (0x300C) - Write Sequencer 12
*/
#define WM8995_WSEQ_ADDR3_MASK 0x3FFF /* WSEQ_ADDR3 - [13:0] */
#define WM8995_WSEQ_ADDR3_SHIFT 0 /* WSEQ_ADDR3 - [13:0] */
#define WM8995_WSEQ_ADDR3_WIDTH 14 /* WSEQ_ADDR3 - [13:0] */
/*
* R12301 (0x300D) - Write Sequencer 13
*/
#define WM8995_WSEQ_DATA3_MASK 0x00FF /* WSEQ_DATA3 - [7:0] */
#define WM8995_WSEQ_DATA3_SHIFT 0 /* WSEQ_DATA3 - [7:0] */
#define WM8995_WSEQ_DATA3_WIDTH 8 /* WSEQ_DATA3 - [7:0] */
/*
* R12302 (0x300E) - Write Sequencer 14
*/
#define WM8995_WSEQ_DATA_WIDTH3_MASK 0x0700 /* WSEQ_DATA_WIDTH3 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH3_SHIFT 8 /* WSEQ_DATA_WIDTH3 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH3_WIDTH 3 /* WSEQ_DATA_WIDTH3 - [10:8] */
#define WM8995_WSEQ_DATA_START3_MASK 0x000F /* WSEQ_DATA_START3 - [3:0] */
#define WM8995_WSEQ_DATA_START3_SHIFT 0 /* WSEQ_DATA_START3 - [3:0] */
#define WM8995_WSEQ_DATA_START3_WIDTH 4 /* WSEQ_DATA_START3 - [3:0] */
/*
* R12303 (0x300F) - Write Sequencer 15
*/
#define WM8995_WSEQ_EOS3 0x0100 /* WSEQ_EOS3 */
#define WM8995_WSEQ_EOS3_MASK 0x0100 /* WSEQ_EOS3 */
#define WM8995_WSEQ_EOS3_SHIFT 8 /* WSEQ_EOS3 */
#define WM8995_WSEQ_EOS3_WIDTH 1 /* WSEQ_EOS3 */
#define WM8995_WSEQ_DELAY3_MASK 0x000F /* WSEQ_DELAY3 - [3:0] */
#define WM8995_WSEQ_DELAY3_SHIFT 0 /* WSEQ_DELAY3 - [3:0] */
#define WM8995_WSEQ_DELAY3_WIDTH 4 /* WSEQ_DELAY3 - [3:0] */
/*
* R12304 (0x3010) - Write Sequencer 16
*/
#define WM8995_WSEQ_ADDR4_MASK 0x3FFF /* WSEQ_ADDR4 - [13:0] */
#define WM8995_WSEQ_ADDR4_SHIFT 0 /* WSEQ_ADDR4 - [13:0] */
#define WM8995_WSEQ_ADDR4_WIDTH 14 /* WSEQ_ADDR4 - [13:0] */
/*
* R12305 (0x3011) - Write Sequencer 17
*/
#define WM8995_WSEQ_DATA4_MASK 0x00FF /* WSEQ_DATA4 - [7:0] */
#define WM8995_WSEQ_DATA4_SHIFT 0 /* WSEQ_DATA4 - [7:0] */
#define WM8995_WSEQ_DATA4_WIDTH 8 /* WSEQ_DATA4 - [7:0] */
/*
* R12306 (0x3012) - Write Sequencer 18
*/
#define WM8995_WSEQ_DATA_WIDTH4_MASK 0x0700 /* WSEQ_DATA_WIDTH4 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH4_SHIFT 8 /* WSEQ_DATA_WIDTH4 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH4_WIDTH 3 /* WSEQ_DATA_WIDTH4 - [10:8] */
#define WM8995_WSEQ_DATA_START4_MASK 0x000F /* WSEQ_DATA_START4 - [3:0] */
#define WM8995_WSEQ_DATA_START4_SHIFT 0 /* WSEQ_DATA_START4 - [3:0] */
#define WM8995_WSEQ_DATA_START4_WIDTH 4 /* WSEQ_DATA_START4 - [3:0] */
/*
* R12307 (0x3013) - Write Sequencer 19
*/
#define WM8995_WSEQ_EOS4 0x0100 /* WSEQ_EOS4 */
#define WM8995_WSEQ_EOS4_MASK 0x0100 /* WSEQ_EOS4 */
#define WM8995_WSEQ_EOS4_SHIFT 8 /* WSEQ_EOS4 */
#define WM8995_WSEQ_EOS4_WIDTH 1 /* WSEQ_EOS4 */
#define WM8995_WSEQ_DELAY4_MASK 0x000F /* WSEQ_DELAY4 - [3:0] */
#define WM8995_WSEQ_DELAY4_SHIFT 0 /* WSEQ_DELAY4 - [3:0] */
#define WM8995_WSEQ_DELAY4_WIDTH 4 /* WSEQ_DELAY4 - [3:0] */
/*
* R12308 (0x3014) - Write Sequencer 20
*/
#define WM8995_WSEQ_ADDR5_MASK 0x3FFF /* WSEQ_ADDR5 - [13:0] */
#define WM8995_WSEQ_ADDR5_SHIFT 0 /* WSEQ_ADDR5 - [13:0] */
#define WM8995_WSEQ_ADDR5_WIDTH 14 /* WSEQ_ADDR5 - [13:0] */
/*
* R12309 (0x3015) - Write Sequencer 21
*/
#define WM8995_WSEQ_DATA5_MASK 0x00FF /* WSEQ_DATA5 - [7:0] */
#define WM8995_WSEQ_DATA5_SHIFT 0 /* WSEQ_DATA5 - [7:0] */
#define WM8995_WSEQ_DATA5_WIDTH 8 /* WSEQ_DATA5 - [7:0] */
/*
* R12310 (0x3016) - Write Sequencer 22
*/
#define WM8995_WSEQ_DATA_WIDTH5_MASK 0x0700 /* WSEQ_DATA_WIDTH5 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH5_SHIFT 8 /* WSEQ_DATA_WIDTH5 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH5_WIDTH 3 /* WSEQ_DATA_WIDTH5 - [10:8] */
#define WM8995_WSEQ_DATA_START5_MASK 0x000F /* WSEQ_DATA_START5 - [3:0] */
#define WM8995_WSEQ_DATA_START5_SHIFT 0 /* WSEQ_DATA_START5 - [3:0] */
#define WM8995_WSEQ_DATA_START5_WIDTH 4 /* WSEQ_DATA_START5 - [3:0] */
/*
* R12311 (0x3017) - Write Sequencer 23
*/
#define WM8995_WSEQ_EOS5 0x0100 /* WSEQ_EOS5 */
#define WM8995_WSEQ_EOS5_MASK 0x0100 /* WSEQ_EOS5 */
#define WM8995_WSEQ_EOS5_SHIFT 8 /* WSEQ_EOS5 */
#define WM8995_WSEQ_EOS5_WIDTH 1 /* WSEQ_EOS5 */
#define WM8995_WSEQ_DELAY5_MASK 0x000F /* WSEQ_DELAY5 - [3:0] */
#define WM8995_WSEQ_DELAY5_SHIFT 0 /* WSEQ_DELAY5 - [3:0] */
#define WM8995_WSEQ_DELAY5_WIDTH 4 /* WSEQ_DELAY5 - [3:0] */
/*
* R12312 (0x3018) - Write Sequencer 24
*/
#define WM8995_WSEQ_ADDR6_MASK 0x3FFF /* WSEQ_ADDR6 - [13:0] */
#define WM8995_WSEQ_ADDR6_SHIFT 0 /* WSEQ_ADDR6 - [13:0] */
#define WM8995_WSEQ_ADDR6_WIDTH 14 /* WSEQ_ADDR6 - [13:0] */
/*
* R12313 (0x3019) - Write Sequencer 25
*/
#define WM8995_WSEQ_DATA6_MASK 0x00FF /* WSEQ_DATA6 - [7:0] */
#define WM8995_WSEQ_DATA6_SHIFT 0 /* WSEQ_DATA6 - [7:0] */
#define WM8995_WSEQ_DATA6_WIDTH 8 /* WSEQ_DATA6 - [7:0] */
/*
* R12314 (0x301A) - Write Sequencer 26
*/
#define WM8995_WSEQ_DATA_WIDTH6_MASK 0x0700 /* WSEQ_DATA_WIDTH6 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH6_SHIFT 8 /* WSEQ_DATA_WIDTH6 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH6_WIDTH 3 /* WSEQ_DATA_WIDTH6 - [10:8] */
#define WM8995_WSEQ_DATA_START6_MASK 0x000F /* WSEQ_DATA_START6 - [3:0] */
#define WM8995_WSEQ_DATA_START6_SHIFT 0 /* WSEQ_DATA_START6 - [3:0] */
#define WM8995_WSEQ_DATA_START6_WIDTH 4 /* WSEQ_DATA_START6 - [3:0] */
/*
* R12315 (0x301B) - Write Sequencer 27
*/
#define WM8995_WSEQ_EOS6 0x0100 /* WSEQ_EOS6 */
#define WM8995_WSEQ_EOS6_MASK 0x0100 /* WSEQ_EOS6 */
#define WM8995_WSEQ_EOS6_SHIFT 8 /* WSEQ_EOS6 */
#define WM8995_WSEQ_EOS6_WIDTH 1 /* WSEQ_EOS6 */
#define WM8995_WSEQ_DELAY6_MASK 0x000F /* WSEQ_DELAY6 - [3:0] */
#define WM8995_WSEQ_DELAY6_SHIFT 0 /* WSEQ_DELAY6 - [3:0] */
#define WM8995_WSEQ_DELAY6_WIDTH 4 /* WSEQ_DELAY6 - [3:0] */
/*
* R12316 (0x301C) - Write Sequencer 28
*/
#define WM8995_WSEQ_ADDR7_MASK 0x3FFF /* WSEQ_ADDR7 - [13:0] */
#define WM8995_WSEQ_ADDR7_SHIFT 0 /* WSEQ_ADDR7 - [13:0] */
#define WM8995_WSEQ_ADDR7_WIDTH 14 /* WSEQ_ADDR7 - [13:0] */
/*
* R12317 (0x301D) - Write Sequencer 29
*/
#define WM8995_WSEQ_DATA7_MASK 0x00FF /* WSEQ_DATA7 - [7:0] */
#define WM8995_WSEQ_DATA7_SHIFT 0 /* WSEQ_DATA7 - [7:0] */
#define WM8995_WSEQ_DATA7_WIDTH 8 /* WSEQ_DATA7 - [7:0] */
/*
* R12318 (0x301E) - Write Sequencer 30
*/
#define WM8995_WSEQ_DATA_WIDTH7_MASK 0x0700 /* WSEQ_DATA_WIDTH7 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH7_SHIFT 8 /* WSEQ_DATA_WIDTH7 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH7_WIDTH 3 /* WSEQ_DATA_WIDTH7 - [10:8] */
#define WM8995_WSEQ_DATA_START7_MASK 0x000F /* WSEQ_DATA_START7 - [3:0] */
#define WM8995_WSEQ_DATA_START7_SHIFT 0 /* WSEQ_DATA_START7 - [3:0] */
#define WM8995_WSEQ_DATA_START7_WIDTH 4 /* WSEQ_DATA_START7 - [3:0] */
/*
* R12319 (0x301F) - Write Sequencer 31
*/
#define WM8995_WSEQ_EOS7 0x0100 /* WSEQ_EOS7 */
#define WM8995_WSEQ_EOS7_MASK 0x0100 /* WSEQ_EOS7 */
#define WM8995_WSEQ_EOS7_SHIFT 8 /* WSEQ_EOS7 */
#define WM8995_WSEQ_EOS7_WIDTH 1 /* WSEQ_EOS7 */
#define WM8995_WSEQ_DELAY7_MASK 0x000F /* WSEQ_DELAY7 - [3:0] */
#define WM8995_WSEQ_DELAY7_SHIFT 0 /* WSEQ_DELAY7 - [3:0] */
#define WM8995_WSEQ_DELAY7_WIDTH 4 /* WSEQ_DELAY7 - [3:0] */
/*
* R12320 (0x3020) - Write Sequencer 32
*/
#define WM8995_WSEQ_ADDR8_MASK 0x3FFF /* WSEQ_ADDR8 - [13:0] */
#define WM8995_WSEQ_ADDR8_SHIFT 0 /* WSEQ_ADDR8 - [13:0] */
#define WM8995_WSEQ_ADDR8_WIDTH 14 /* WSEQ_ADDR8 - [13:0] */
/*
* R12321 (0x3021) - Write Sequencer 33
*/
#define WM8995_WSEQ_DATA8_MASK 0x00FF /* WSEQ_DATA8 - [7:0] */
#define WM8995_WSEQ_DATA8_SHIFT 0 /* WSEQ_DATA8 - [7:0] */
#define WM8995_WSEQ_DATA8_WIDTH 8 /* WSEQ_DATA8 - [7:0] */
/*
* R12322 (0x3022) - Write Sequencer 34
*/
#define WM8995_WSEQ_DATA_WIDTH8_MASK 0x0700 /* WSEQ_DATA_WIDTH8 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH8_SHIFT 8 /* WSEQ_DATA_WIDTH8 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH8_WIDTH 3 /* WSEQ_DATA_WIDTH8 - [10:8] */
#define WM8995_WSEQ_DATA_START8_MASK 0x000F /* WSEQ_DATA_START8 - [3:0] */
#define WM8995_WSEQ_DATA_START8_SHIFT 0 /* WSEQ_DATA_START8 - [3:0] */
#define WM8995_WSEQ_DATA_START8_WIDTH 4 /* WSEQ_DATA_START8 - [3:0] */
/*
* R12323 (0x3023) - Write Sequencer 35
*/
#define WM8995_WSEQ_EOS8 0x0100 /* WSEQ_EOS8 */
#define WM8995_WSEQ_EOS8_MASK 0x0100 /* WSEQ_EOS8 */
#define WM8995_WSEQ_EOS8_SHIFT 8 /* WSEQ_EOS8 */
#define WM8995_WSEQ_EOS8_WIDTH 1 /* WSEQ_EOS8 */
#define WM8995_WSEQ_DELAY8_MASK 0x000F /* WSEQ_DELAY8 - [3:0] */
#define WM8995_WSEQ_DELAY8_SHIFT 0 /* WSEQ_DELAY8 - [3:0] */
#define WM8995_WSEQ_DELAY8_WIDTH 4 /* WSEQ_DELAY8 - [3:0] */
/*
* R12324 (0x3024) - Write Sequencer 36
*/
#define WM8995_WSEQ_ADDR9_MASK 0x3FFF /* WSEQ_ADDR9 - [13:0] */
#define WM8995_WSEQ_ADDR9_SHIFT 0 /* WSEQ_ADDR9 - [13:0] */
#define WM8995_WSEQ_ADDR9_WIDTH 14 /* WSEQ_ADDR9 - [13:0] */
/*
* R12325 (0x3025) - Write Sequencer 37
*/
#define WM8995_WSEQ_DATA9_MASK 0x00FF /* WSEQ_DATA9 - [7:0] */
#define WM8995_WSEQ_DATA9_SHIFT 0 /* WSEQ_DATA9 - [7:0] */
#define WM8995_WSEQ_DATA9_WIDTH 8 /* WSEQ_DATA9 - [7:0] */
/*
* R12326 (0x3026) - Write Sequencer 38
*/
#define WM8995_WSEQ_DATA_WIDTH9_MASK 0x0700 /* WSEQ_DATA_WIDTH9 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH9_SHIFT 8 /* WSEQ_DATA_WIDTH9 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH9_WIDTH 3 /* WSEQ_DATA_WIDTH9 - [10:8] */
#define WM8995_WSEQ_DATA_START9_MASK 0x000F /* WSEQ_DATA_START9 - [3:0] */
#define WM8995_WSEQ_DATA_START9_SHIFT 0 /* WSEQ_DATA_START9 - [3:0] */
#define WM8995_WSEQ_DATA_START9_WIDTH 4 /* WSEQ_DATA_START9 - [3:0] */
/*
* R12327 (0x3027) - Write Sequencer 39
*/
#define WM8995_WSEQ_EOS9 0x0100 /* WSEQ_EOS9 */
#define WM8995_WSEQ_EOS9_MASK 0x0100 /* WSEQ_EOS9 */
#define WM8995_WSEQ_EOS9_SHIFT 8 /* WSEQ_EOS9 */
#define WM8995_WSEQ_EOS9_WIDTH 1 /* WSEQ_EOS9 */
#define WM8995_WSEQ_DELAY9_MASK 0x000F /* WSEQ_DELAY9 - [3:0] */
#define WM8995_WSEQ_DELAY9_SHIFT 0 /* WSEQ_DELAY9 - [3:0] */
#define WM8995_WSEQ_DELAY9_WIDTH 4 /* WSEQ_DELAY9 - [3:0] */
/*
* R12328 (0x3028) - Write Sequencer 40
*/
#define WM8995_WSEQ_ADDR10_MASK 0x3FFF /* WSEQ_ADDR10 - [13:0] */
#define WM8995_WSEQ_ADDR10_SHIFT 0 /* WSEQ_ADDR10 - [13:0] */
#define WM8995_WSEQ_ADDR10_WIDTH 14 /* WSEQ_ADDR10 - [13:0] */
/*
* R12329 (0x3029) - Write Sequencer 41
*/
#define WM8995_WSEQ_DATA10_MASK 0x00FF /* WSEQ_DATA10 - [7:0] */
#define WM8995_WSEQ_DATA10_SHIFT 0 /* WSEQ_DATA10 - [7:0] */
#define WM8995_WSEQ_DATA10_WIDTH 8 /* WSEQ_DATA10 - [7:0] */
/*
* R12330 (0x302A) - Write Sequencer 42
*/
#define WM8995_WSEQ_DATA_WIDTH10_MASK 0x0700 /* WSEQ_DATA_WIDTH10 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH10_SHIFT 8 /* WSEQ_DATA_WIDTH10 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH10_WIDTH 3 /* WSEQ_DATA_WIDTH10 - [10:8] */
#define WM8995_WSEQ_DATA_START10_MASK 0x000F /* WSEQ_DATA_START10 - [3:0] */
#define WM8995_WSEQ_DATA_START10_SHIFT 0 /* WSEQ_DATA_START10 - [3:0] */
#define WM8995_WSEQ_DATA_START10_WIDTH 4 /* WSEQ_DATA_START10 - [3:0] */
/*
* R12331 (0x302B) - Write Sequencer 43
*/
#define WM8995_WSEQ_EOS10 0x0100 /* WSEQ_EOS10 */
#define WM8995_WSEQ_EOS10_MASK 0x0100 /* WSEQ_EOS10 */
#define WM8995_WSEQ_EOS10_SHIFT 8 /* WSEQ_EOS10 */
#define WM8995_WSEQ_EOS10_WIDTH 1 /* WSEQ_EOS10 */
#define WM8995_WSEQ_DELAY10_MASK 0x000F /* WSEQ_DELAY10 - [3:0] */
#define WM8995_WSEQ_DELAY10_SHIFT 0 /* WSEQ_DELAY10 - [3:0] */
#define WM8995_WSEQ_DELAY10_WIDTH 4 /* WSEQ_DELAY10 - [3:0] */
/*
* R12332 (0x302C) - Write Sequencer 44
*/
#define WM8995_WSEQ_ADDR11_MASK 0x3FFF /* WSEQ_ADDR11 - [13:0] */
#define WM8995_WSEQ_ADDR11_SHIFT 0 /* WSEQ_ADDR11 - [13:0] */
#define WM8995_WSEQ_ADDR11_WIDTH 14 /* WSEQ_ADDR11 - [13:0] */
/*
* R12333 (0x302D) - Write Sequencer 45
*/
#define WM8995_WSEQ_DATA11_MASK 0x00FF /* WSEQ_DATA11 - [7:0] */
#define WM8995_WSEQ_DATA11_SHIFT 0 /* WSEQ_DATA11 - [7:0] */
#define WM8995_WSEQ_DATA11_WIDTH 8 /* WSEQ_DATA11 - [7:0] */
/*
* R12334 (0x302E) - Write Sequencer 46
*/
#define WM8995_WSEQ_DATA_WIDTH11_MASK 0x0700 /* WSEQ_DATA_WIDTH11 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH11_SHIFT 8 /* WSEQ_DATA_WIDTH11 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH11_WIDTH 3 /* WSEQ_DATA_WIDTH11 - [10:8] */
#define WM8995_WSEQ_DATA_START11_MASK 0x000F /* WSEQ_DATA_START11 - [3:0] */
#define WM8995_WSEQ_DATA_START11_SHIFT 0 /* WSEQ_DATA_START11 - [3:0] */
#define WM8995_WSEQ_DATA_START11_WIDTH 4 /* WSEQ_DATA_START11 - [3:0] */
/*
* R12335 (0x302F) - Write Sequencer 47
*/
#define WM8995_WSEQ_EOS11 0x0100 /* WSEQ_EOS11 */
#define WM8995_WSEQ_EOS11_MASK 0x0100 /* WSEQ_EOS11 */
#define WM8995_WSEQ_EOS11_SHIFT 8 /* WSEQ_EOS11 */
#define WM8995_WSEQ_EOS11_WIDTH 1 /* WSEQ_EOS11 */
#define WM8995_WSEQ_DELAY11_MASK 0x000F /* WSEQ_DELAY11 - [3:0] */
#define WM8995_WSEQ_DELAY11_SHIFT 0 /* WSEQ_DELAY11 - [3:0] */
#define WM8995_WSEQ_DELAY11_WIDTH 4 /* WSEQ_DELAY11 - [3:0] */
/*
* R12336 (0x3030) - Write Sequencer 48
*/
#define WM8995_WSEQ_ADDR12_MASK 0x3FFF /* WSEQ_ADDR12 - [13:0] */
#define WM8995_WSEQ_ADDR12_SHIFT 0 /* WSEQ_ADDR12 - [13:0] */
#define WM8995_WSEQ_ADDR12_WIDTH 14 /* WSEQ_ADDR12 - [13:0] */
/*
* R12337 (0x3031) - Write Sequencer 49
*/
#define WM8995_WSEQ_DATA12_MASK 0x00FF /* WSEQ_DATA12 - [7:0] */
#define WM8995_WSEQ_DATA12_SHIFT 0 /* WSEQ_DATA12 - [7:0] */
#define WM8995_WSEQ_DATA12_WIDTH 8 /* WSEQ_DATA12 - [7:0] */
/*
* R12338 (0x3032) - Write Sequencer 50
*/
#define WM8995_WSEQ_DATA_WIDTH12_MASK 0x0700 /* WSEQ_DATA_WIDTH12 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH12_SHIFT 8 /* WSEQ_DATA_WIDTH12 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH12_WIDTH 3 /* WSEQ_DATA_WIDTH12 - [10:8] */
#define WM8995_WSEQ_DATA_START12_MASK 0x000F /* WSEQ_DATA_START12 - [3:0] */
#define WM8995_WSEQ_DATA_START12_SHIFT 0 /* WSEQ_DATA_START12 - [3:0] */
#define WM8995_WSEQ_DATA_START12_WIDTH 4 /* WSEQ_DATA_START12 - [3:0] */
/*
* R12339 (0x3033) - Write Sequencer 51
*/
#define WM8995_WSEQ_EOS12 0x0100 /* WSEQ_EOS12 */
#define WM8995_WSEQ_EOS12_MASK 0x0100 /* WSEQ_EOS12 */
#define WM8995_WSEQ_EOS12_SHIFT 8 /* WSEQ_EOS12 */
#define WM8995_WSEQ_EOS12_WIDTH 1 /* WSEQ_EOS12 */
#define WM8995_WSEQ_DELAY12_MASK 0x000F /* WSEQ_DELAY12 - [3:0] */
#define WM8995_WSEQ_DELAY12_SHIFT 0 /* WSEQ_DELAY12 - [3:0] */
#define WM8995_WSEQ_DELAY12_WIDTH 4 /* WSEQ_DELAY12 - [3:0] */
/*
* R12340 (0x3034) - Write Sequencer 52
*/
#define WM8995_WSEQ_ADDR13_MASK 0x3FFF /* WSEQ_ADDR13 - [13:0] */
#define WM8995_WSEQ_ADDR13_SHIFT 0 /* WSEQ_ADDR13 - [13:0] */
#define WM8995_WSEQ_ADDR13_WIDTH 14 /* WSEQ_ADDR13 - [13:0] */
/*
* R12341 (0x3035) - Write Sequencer 53
*/
#define WM8995_WSEQ_DATA13_MASK 0x00FF /* WSEQ_DATA13 - [7:0] */
#define WM8995_WSEQ_DATA13_SHIFT 0 /* WSEQ_DATA13 - [7:0] */
#define WM8995_WSEQ_DATA13_WIDTH 8 /* WSEQ_DATA13 - [7:0] */
/*
* R12342 (0x3036) - Write Sequencer 54
*/
#define WM8995_WSEQ_DATA_WIDTH13_MASK 0x0700 /* WSEQ_DATA_WIDTH13 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH13_SHIFT 8 /* WSEQ_DATA_WIDTH13 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH13_WIDTH 3 /* WSEQ_DATA_WIDTH13 - [10:8] */
#define WM8995_WSEQ_DATA_START13_MASK 0x000F /* WSEQ_DATA_START13 - [3:0] */
#define WM8995_WSEQ_DATA_START13_SHIFT 0 /* WSEQ_DATA_START13 - [3:0] */
#define WM8995_WSEQ_DATA_START13_WIDTH 4 /* WSEQ_DATA_START13 - [3:0] */
/*
* R12343 (0x3037) - Write Sequencer 55
*/
#define WM8995_WSEQ_EOS13 0x0100 /* WSEQ_EOS13 */
#define WM8995_WSEQ_EOS13_MASK 0x0100 /* WSEQ_EOS13 */
#define WM8995_WSEQ_EOS13_SHIFT 8 /* WSEQ_EOS13 */
#define WM8995_WSEQ_EOS13_WIDTH 1 /* WSEQ_EOS13 */
#define WM8995_WSEQ_DELAY13_MASK 0x000F /* WSEQ_DELAY13 - [3:0] */
#define WM8995_WSEQ_DELAY13_SHIFT 0 /* WSEQ_DELAY13 - [3:0] */
#define WM8995_WSEQ_DELAY13_WIDTH 4 /* WSEQ_DELAY13 - [3:0] */
/*
* R12344 (0x3038) - Write Sequencer 56
*/
#define WM8995_WSEQ_ADDR14_MASK 0x3FFF /* WSEQ_ADDR14 - [13:0] */
#define WM8995_WSEQ_ADDR14_SHIFT 0 /* WSEQ_ADDR14 - [13:0] */
#define WM8995_WSEQ_ADDR14_WIDTH 14 /* WSEQ_ADDR14 - [13:0] */
/*
* R12345 (0x3039) - Write Sequencer 57
*/
#define WM8995_WSEQ_DATA14_MASK 0x00FF /* WSEQ_DATA14 - [7:0] */
#define WM8995_WSEQ_DATA14_SHIFT 0 /* WSEQ_DATA14 - [7:0] */
#define WM8995_WSEQ_DATA14_WIDTH 8 /* WSEQ_DATA14 - [7:0] */
/*
* R12346 (0x303A) - Write Sequencer 58
*/
#define WM8995_WSEQ_DATA_WIDTH14_MASK 0x0700 /* WSEQ_DATA_WIDTH14 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH14_SHIFT 8 /* WSEQ_DATA_WIDTH14 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH14_WIDTH 3 /* WSEQ_DATA_WIDTH14 - [10:8] */
#define WM8995_WSEQ_DATA_START14_MASK 0x000F /* WSEQ_DATA_START14 - [3:0] */
#define WM8995_WSEQ_DATA_START14_SHIFT 0 /* WSEQ_DATA_START14 - [3:0] */
#define WM8995_WSEQ_DATA_START14_WIDTH 4 /* WSEQ_DATA_START14 - [3:0] */
/*
* R12347 (0x303B) - Write Sequencer 59
*/
#define WM8995_WSEQ_EOS14 0x0100 /* WSEQ_EOS14 */
#define WM8995_WSEQ_EOS14_MASK 0x0100 /* WSEQ_EOS14 */
#define WM8995_WSEQ_EOS14_SHIFT 8 /* WSEQ_EOS14 */
#define WM8995_WSEQ_EOS14_WIDTH 1 /* WSEQ_EOS14 */
#define WM8995_WSEQ_DELAY14_MASK 0x000F /* WSEQ_DELAY14 - [3:0] */
#define WM8995_WSEQ_DELAY14_SHIFT 0 /* WSEQ_DELAY14 - [3:0] */
#define WM8995_WSEQ_DELAY14_WIDTH 4 /* WSEQ_DELAY14 - [3:0] */
/*
* R12348 (0x303C) - Write Sequencer 60
*/
#define WM8995_WSEQ_ADDR15_MASK 0x3FFF /* WSEQ_ADDR15 - [13:0] */
#define WM8995_WSEQ_ADDR15_SHIFT 0 /* WSEQ_ADDR15 - [13:0] */
#define WM8995_WSEQ_ADDR15_WIDTH 14 /* WSEQ_ADDR15 - [13:0] */
/*
* R12349 (0x303D) - Write Sequencer 61
*/
#define WM8995_WSEQ_DATA15_MASK 0x00FF /* WSEQ_DATA15 - [7:0] */
#define WM8995_WSEQ_DATA15_SHIFT 0 /* WSEQ_DATA15 - [7:0] */
#define WM8995_WSEQ_DATA15_WIDTH 8 /* WSEQ_DATA15 - [7:0] */
/*
* R12350 (0x303E) - Write Sequencer 62
*/
#define WM8995_WSEQ_DATA_WIDTH15_MASK 0x0700 /* WSEQ_DATA_WIDTH15 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH15_SHIFT 8 /* WSEQ_DATA_WIDTH15 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH15_WIDTH 3 /* WSEQ_DATA_WIDTH15 - [10:8] */
#define WM8995_WSEQ_DATA_START15_MASK 0x000F /* WSEQ_DATA_START15 - [3:0] */
#define WM8995_WSEQ_DATA_START15_SHIFT 0 /* WSEQ_DATA_START15 - [3:0] */
#define WM8995_WSEQ_DATA_START15_WIDTH 4 /* WSEQ_DATA_START15 - [3:0] */
/*
* R12351 (0x303F) - Write Sequencer 63
*/
#define WM8995_WSEQ_EOS15 0x0100 /* WSEQ_EOS15 */
#define WM8995_WSEQ_EOS15_MASK 0x0100 /* WSEQ_EOS15 */
#define WM8995_WSEQ_EOS15_SHIFT 8 /* WSEQ_EOS15 */
#define WM8995_WSEQ_EOS15_WIDTH 1 /* WSEQ_EOS15 */
#define WM8995_WSEQ_DELAY15_MASK 0x000F /* WSEQ_DELAY15 - [3:0] */
#define WM8995_WSEQ_DELAY15_SHIFT 0 /* WSEQ_DELAY15 - [3:0] */
#define WM8995_WSEQ_DELAY15_WIDTH 4 /* WSEQ_DELAY15 - [3:0] */
/*
* R12352 (0x3040) - Write Sequencer 64
*/
#define WM8995_WSEQ_ADDR16_MASK 0x3FFF /* WSEQ_ADDR16 - [13:0] */
#define WM8995_WSEQ_ADDR16_SHIFT 0 /* WSEQ_ADDR16 - [13:0] */
#define WM8995_WSEQ_ADDR16_WIDTH 14 /* WSEQ_ADDR16 - [13:0] */
/*
* R12353 (0x3041) - Write Sequencer 65
*/
#define WM8995_WSEQ_DATA16_MASK 0x00FF /* WSEQ_DATA16 - [7:0] */
#define WM8995_WSEQ_DATA16_SHIFT 0 /* WSEQ_DATA16 - [7:0] */
#define WM8995_WSEQ_DATA16_WIDTH 8 /* WSEQ_DATA16 - [7:0] */
/*
* R12354 (0x3042) - Write Sequencer 66
*/
#define WM8995_WSEQ_DATA_WIDTH16_MASK 0x0700 /* WSEQ_DATA_WIDTH16 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH16_SHIFT 8 /* WSEQ_DATA_WIDTH16 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH16_WIDTH 3 /* WSEQ_DATA_WIDTH16 - [10:8] */
#define WM8995_WSEQ_DATA_START16_MASK 0x000F /* WSEQ_DATA_START16 - [3:0] */
#define WM8995_WSEQ_DATA_START16_SHIFT 0 /* WSEQ_DATA_START16 - [3:0] */
#define WM8995_WSEQ_DATA_START16_WIDTH 4 /* WSEQ_DATA_START16 - [3:0] */
/*
* R12355 (0x3043) - Write Sequencer 67
*/
#define WM8995_WSEQ_EOS16 0x0100 /* WSEQ_EOS16 */
#define WM8995_WSEQ_EOS16_MASK 0x0100 /* WSEQ_EOS16 */
#define WM8995_WSEQ_EOS16_SHIFT 8 /* WSEQ_EOS16 */
#define WM8995_WSEQ_EOS16_WIDTH 1 /* WSEQ_EOS16 */
#define WM8995_WSEQ_DELAY16_MASK 0x000F /* WSEQ_DELAY16 - [3:0] */
#define WM8995_WSEQ_DELAY16_SHIFT 0 /* WSEQ_DELAY16 - [3:0] */
#define WM8995_WSEQ_DELAY16_WIDTH 4 /* WSEQ_DELAY16 - [3:0] */
/*
* R12356 (0x3044) - Write Sequencer 68
*/
#define WM8995_WSEQ_ADDR17_MASK 0x3FFF /* WSEQ_ADDR17 - [13:0] */
#define WM8995_WSEQ_ADDR17_SHIFT 0 /* WSEQ_ADDR17 - [13:0] */
#define WM8995_WSEQ_ADDR17_WIDTH 14 /* WSEQ_ADDR17 - [13:0] */
/*
* R12357 (0x3045) - Write Sequencer 69
*/
#define WM8995_WSEQ_DATA17_MASK 0x00FF /* WSEQ_DATA17 - [7:0] */
#define WM8995_WSEQ_DATA17_SHIFT 0 /* WSEQ_DATA17 - [7:0] */
#define WM8995_WSEQ_DATA17_WIDTH 8 /* WSEQ_DATA17 - [7:0] */
/*
* R12358 (0x3046) - Write Sequencer 70
*/
#define WM8995_WSEQ_DATA_WIDTH17_MASK 0x0700 /* WSEQ_DATA_WIDTH17 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH17_SHIFT 8 /* WSEQ_DATA_WIDTH17 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH17_WIDTH 3 /* WSEQ_DATA_WIDTH17 - [10:8] */
#define WM8995_WSEQ_DATA_START17_MASK 0x000F /* WSEQ_DATA_START17 - [3:0] */
#define WM8995_WSEQ_DATA_START17_SHIFT 0 /* WSEQ_DATA_START17 - [3:0] */
#define WM8995_WSEQ_DATA_START17_WIDTH 4 /* WSEQ_DATA_START17 - [3:0] */
/*
* R12359 (0x3047) - Write Sequencer 71
*/
#define WM8995_WSEQ_EOS17 0x0100 /* WSEQ_EOS17 */
#define WM8995_WSEQ_EOS17_MASK 0x0100 /* WSEQ_EOS17 */
#define WM8995_WSEQ_EOS17_SHIFT 8 /* WSEQ_EOS17 */
#define WM8995_WSEQ_EOS17_WIDTH 1 /* WSEQ_EOS17 */
#define WM8995_WSEQ_DELAY17_MASK 0x000F /* WSEQ_DELAY17 - [3:0] */
#define WM8995_WSEQ_DELAY17_SHIFT 0 /* WSEQ_DELAY17 - [3:0] */
#define WM8995_WSEQ_DELAY17_WIDTH 4 /* WSEQ_DELAY17 - [3:0] */
/*
* R12360 (0x3048) - Write Sequencer 72
*/
#define WM8995_WSEQ_ADDR18_MASK 0x3FFF /* WSEQ_ADDR18 - [13:0] */
#define WM8995_WSEQ_ADDR18_SHIFT 0 /* WSEQ_ADDR18 - [13:0] */
#define WM8995_WSEQ_ADDR18_WIDTH 14 /* WSEQ_ADDR18 - [13:0] */
/*
* R12361 (0x3049) - Write Sequencer 73
*/
#define WM8995_WSEQ_DATA18_MASK 0x00FF /* WSEQ_DATA18 - [7:0] */
#define WM8995_WSEQ_DATA18_SHIFT 0 /* WSEQ_DATA18 - [7:0] */
#define WM8995_WSEQ_DATA18_WIDTH 8 /* WSEQ_DATA18 - [7:0] */
/*
* R12362 (0x304A) - Write Sequencer 74
*/
#define WM8995_WSEQ_DATA_WIDTH18_MASK 0x0700 /* WSEQ_DATA_WIDTH18 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH18_SHIFT 8 /* WSEQ_DATA_WIDTH18 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH18_WIDTH 3 /* WSEQ_DATA_WIDTH18 - [10:8] */
#define WM8995_WSEQ_DATA_START18_MASK 0x000F /* WSEQ_DATA_START18 - [3:0] */
#define WM8995_WSEQ_DATA_START18_SHIFT 0 /* WSEQ_DATA_START18 - [3:0] */
#define WM8995_WSEQ_DATA_START18_WIDTH 4 /* WSEQ_DATA_START18 - [3:0] */
/*
* R12363 (0x304B) - Write Sequencer 75
*/
#define WM8995_WSEQ_EOS18 0x0100 /* WSEQ_EOS18 */
#define WM8995_WSEQ_EOS18_MASK 0x0100 /* WSEQ_EOS18 */
#define WM8995_WSEQ_EOS18_SHIFT 8 /* WSEQ_EOS18 */
#define WM8995_WSEQ_EOS18_WIDTH 1 /* WSEQ_EOS18 */
#define WM8995_WSEQ_DELAY18_MASK 0x000F /* WSEQ_DELAY18 - [3:0] */
#define WM8995_WSEQ_DELAY18_SHIFT 0 /* WSEQ_DELAY18 - [3:0] */
#define WM8995_WSEQ_DELAY18_WIDTH 4 /* WSEQ_DELAY18 - [3:0] */
/*
* R12364 (0x304C) - Write Sequencer 76
*/
#define WM8995_WSEQ_ADDR19_MASK 0x3FFF /* WSEQ_ADDR19 - [13:0] */
#define WM8995_WSEQ_ADDR19_SHIFT 0 /* WSEQ_ADDR19 - [13:0] */
#define WM8995_WSEQ_ADDR19_WIDTH 14 /* WSEQ_ADDR19 - [13:0] */
/*
* R12365 (0x304D) - Write Sequencer 77
*/
#define WM8995_WSEQ_DATA19_MASK 0x00FF /* WSEQ_DATA19 - [7:0] */
#define WM8995_WSEQ_DATA19_SHIFT 0 /* WSEQ_DATA19 - [7:0] */
#define WM8995_WSEQ_DATA19_WIDTH 8 /* WSEQ_DATA19 - [7:0] */
/*
* R12366 (0x304E) - Write Sequencer 78
*/
#define WM8995_WSEQ_DATA_WIDTH19_MASK 0x0700 /* WSEQ_DATA_WIDTH19 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH19_SHIFT 8 /* WSEQ_DATA_WIDTH19 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH19_WIDTH 3 /* WSEQ_DATA_WIDTH19 - [10:8] */
#define WM8995_WSEQ_DATA_START19_MASK 0x000F /* WSEQ_DATA_START19 - [3:0] */
#define WM8995_WSEQ_DATA_START19_SHIFT 0 /* WSEQ_DATA_START19 - [3:0] */
#define WM8995_WSEQ_DATA_START19_WIDTH 4 /* WSEQ_DATA_START19 - [3:0] */
/*
* R12367 (0x304F) - Write Sequencer 79
*/
#define WM8995_WSEQ_EOS19 0x0100 /* WSEQ_EOS19 */
#define WM8995_WSEQ_EOS19_MASK 0x0100 /* WSEQ_EOS19 */
#define WM8995_WSEQ_EOS19_SHIFT 8 /* WSEQ_EOS19 */
#define WM8995_WSEQ_EOS19_WIDTH 1 /* WSEQ_EOS19 */
#define WM8995_WSEQ_DELAY19_MASK 0x000F /* WSEQ_DELAY19 - [3:0] */
#define WM8995_WSEQ_DELAY19_SHIFT 0 /* WSEQ_DELAY19 - [3:0] */
#define WM8995_WSEQ_DELAY19_WIDTH 4 /* WSEQ_DELAY19 - [3:0] */
/*
* R12368 (0x3050) - Write Sequencer 80
*/
#define WM8995_WSEQ_ADDR20_MASK 0x3FFF /* WSEQ_ADDR20 - [13:0] */
#define WM8995_WSEQ_ADDR20_SHIFT 0 /* WSEQ_ADDR20 - [13:0] */
#define WM8995_WSEQ_ADDR20_WIDTH 14 /* WSEQ_ADDR20 - [13:0] */
/*
* R12369 (0x3051) - Write Sequencer 81
*/
#define WM8995_WSEQ_DATA20_MASK 0x00FF /* WSEQ_DATA20 - [7:0] */
#define WM8995_WSEQ_DATA20_SHIFT 0 /* WSEQ_DATA20 - [7:0] */
#define WM8995_WSEQ_DATA20_WIDTH 8 /* WSEQ_DATA20 - [7:0] */
/*
* R12370 (0x3052) - Write Sequencer 82
*/
#define WM8995_WSEQ_DATA_WIDTH20_MASK 0x0700 /* WSEQ_DATA_WIDTH20 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH20_SHIFT 8 /* WSEQ_DATA_WIDTH20 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH20_WIDTH 3 /* WSEQ_DATA_WIDTH20 - [10:8] */
#define WM8995_WSEQ_DATA_START20_MASK 0x000F /* WSEQ_DATA_START20 - [3:0] */
#define WM8995_WSEQ_DATA_START20_SHIFT 0 /* WSEQ_DATA_START20 - [3:0] */
#define WM8995_WSEQ_DATA_START20_WIDTH 4 /* WSEQ_DATA_START20 - [3:0] */
/*
* R12371 (0x3053) - Write Sequencer 83
*/
#define WM8995_WSEQ_EOS20 0x0100 /* WSEQ_EOS20 */
#define WM8995_WSEQ_EOS20_MASK 0x0100 /* WSEQ_EOS20 */
#define WM8995_WSEQ_EOS20_SHIFT 8 /* WSEQ_EOS20 */
#define WM8995_WSEQ_EOS20_WIDTH 1 /* WSEQ_EOS20 */
#define WM8995_WSEQ_DELAY20_MASK 0x000F /* WSEQ_DELAY20 - [3:0] */
#define WM8995_WSEQ_DELAY20_SHIFT 0 /* WSEQ_DELAY20 - [3:0] */
#define WM8995_WSEQ_DELAY20_WIDTH 4 /* WSEQ_DELAY20 - [3:0] */
/*
* R12372 (0x3054) - Write Sequencer 84
*/
#define WM8995_WSEQ_ADDR21_MASK 0x3FFF /* WSEQ_ADDR21 - [13:0] */
#define WM8995_WSEQ_ADDR21_SHIFT 0 /* WSEQ_ADDR21 - [13:0] */
#define WM8995_WSEQ_ADDR21_WIDTH 14 /* WSEQ_ADDR21 - [13:0] */
/*
* R12373 (0x3055) - Write Sequencer 85
*/
#define WM8995_WSEQ_DATA21_MASK 0x00FF /* WSEQ_DATA21 - [7:0] */
#define WM8995_WSEQ_DATA21_SHIFT 0 /* WSEQ_DATA21 - [7:0] */
#define WM8995_WSEQ_DATA21_WIDTH 8 /* WSEQ_DATA21 - [7:0] */
/*
* R12374 (0x3056) - Write Sequencer 86
*/
#define WM8995_WSEQ_DATA_WIDTH21_MASK 0x0700 /* WSEQ_DATA_WIDTH21 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH21_SHIFT 8 /* WSEQ_DATA_WIDTH21 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH21_WIDTH 3 /* WSEQ_DATA_WIDTH21 - [10:8] */
#define WM8995_WSEQ_DATA_START21_MASK 0x000F /* WSEQ_DATA_START21 - [3:0] */
#define WM8995_WSEQ_DATA_START21_SHIFT 0 /* WSEQ_DATA_START21 - [3:0] */
#define WM8995_WSEQ_DATA_START21_WIDTH 4 /* WSEQ_DATA_START21 - [3:0] */
/*
* R12375 (0x3057) - Write Sequencer 87
*/
#define WM8995_WSEQ_EOS21 0x0100 /* WSEQ_EOS21 */
#define WM8995_WSEQ_EOS21_MASK 0x0100 /* WSEQ_EOS21 */
#define WM8995_WSEQ_EOS21_SHIFT 8 /* WSEQ_EOS21 */
#define WM8995_WSEQ_EOS21_WIDTH 1 /* WSEQ_EOS21 */
#define WM8995_WSEQ_DELAY21_MASK 0x000F /* WSEQ_DELAY21 - [3:0] */
#define WM8995_WSEQ_DELAY21_SHIFT 0 /* WSEQ_DELAY21 - [3:0] */
#define WM8995_WSEQ_DELAY21_WIDTH 4 /* WSEQ_DELAY21 - [3:0] */
/*
* R12376 (0x3058) - Write Sequencer 88
*/
#define WM8995_WSEQ_ADDR22_MASK 0x3FFF /* WSEQ_ADDR22 - [13:0] */
#define WM8995_WSEQ_ADDR22_SHIFT 0 /* WSEQ_ADDR22 - [13:0] */
#define WM8995_WSEQ_ADDR22_WIDTH 14 /* WSEQ_ADDR22 - [13:0] */
/*
* R12377 (0x3059) - Write Sequencer 89
*/
#define WM8995_WSEQ_DATA22_MASK 0x00FF /* WSEQ_DATA22 - [7:0] */
#define WM8995_WSEQ_DATA22_SHIFT 0 /* WSEQ_DATA22 - [7:0] */
#define WM8995_WSEQ_DATA22_WIDTH 8 /* WSEQ_DATA22 - [7:0] */
/*
* R12378 (0x305A) - Write Sequencer 90
*/
#define WM8995_WSEQ_DATA_WIDTH22_MASK 0x0700 /* WSEQ_DATA_WIDTH22 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH22_SHIFT 8 /* WSEQ_DATA_WIDTH22 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH22_WIDTH 3 /* WSEQ_DATA_WIDTH22 - [10:8] */
#define WM8995_WSEQ_DATA_START22_MASK 0x000F /* WSEQ_DATA_START22 - [3:0] */
#define WM8995_WSEQ_DATA_START22_SHIFT 0 /* WSEQ_DATA_START22 - [3:0] */
#define WM8995_WSEQ_DATA_START22_WIDTH 4 /* WSEQ_DATA_START22 - [3:0] */
/*
* R12379 (0x305B) - Write Sequencer 91
*/
#define WM8995_WSEQ_EOS22 0x0100 /* WSEQ_EOS22 */
#define WM8995_WSEQ_EOS22_MASK 0x0100 /* WSEQ_EOS22 */
#define WM8995_WSEQ_EOS22_SHIFT 8 /* WSEQ_EOS22 */
#define WM8995_WSEQ_EOS22_WIDTH 1 /* WSEQ_EOS22 */
#define WM8995_WSEQ_DELAY22_MASK 0x000F /* WSEQ_DELAY22 - [3:0] */
#define WM8995_WSEQ_DELAY22_SHIFT 0 /* WSEQ_DELAY22 - [3:0] */
#define WM8995_WSEQ_DELAY22_WIDTH 4 /* WSEQ_DELAY22 - [3:0] */
/*
* R12380 (0x305C) - Write Sequencer 92
*/
#define WM8995_WSEQ_ADDR23_MASK 0x3FFF /* WSEQ_ADDR23 - [13:0] */
#define WM8995_WSEQ_ADDR23_SHIFT 0 /* WSEQ_ADDR23 - [13:0] */
#define WM8995_WSEQ_ADDR23_WIDTH 14 /* WSEQ_ADDR23 - [13:0] */
/*
* R12381 (0x305D) - Write Sequencer 93
*/
#define WM8995_WSEQ_DATA23_MASK 0x00FF /* WSEQ_DATA23 - [7:0] */
#define WM8995_WSEQ_DATA23_SHIFT 0 /* WSEQ_DATA23 - [7:0] */
#define WM8995_WSEQ_DATA23_WIDTH 8 /* WSEQ_DATA23 - [7:0] */
/*
* R12382 (0x305E) - Write Sequencer 94
*/
#define WM8995_WSEQ_DATA_WIDTH23_MASK 0x0700 /* WSEQ_DATA_WIDTH23 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH23_SHIFT 8 /* WSEQ_DATA_WIDTH23 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH23_WIDTH 3 /* WSEQ_DATA_WIDTH23 - [10:8] */
#define WM8995_WSEQ_DATA_START23_MASK 0x000F /* WSEQ_DATA_START23 - [3:0] */
#define WM8995_WSEQ_DATA_START23_SHIFT 0 /* WSEQ_DATA_START23 - [3:0] */
#define WM8995_WSEQ_DATA_START23_WIDTH 4 /* WSEQ_DATA_START23 - [3:0] */
/*
* R12383 (0x305F) - Write Sequencer 95
*/
#define WM8995_WSEQ_EOS23 0x0100 /* WSEQ_EOS23 */
#define WM8995_WSEQ_EOS23_MASK 0x0100 /* WSEQ_EOS23 */
#define WM8995_WSEQ_EOS23_SHIFT 8 /* WSEQ_EOS23 */
#define WM8995_WSEQ_EOS23_WIDTH 1 /* WSEQ_EOS23 */
#define WM8995_WSEQ_DELAY23_MASK 0x000F /* WSEQ_DELAY23 - [3:0] */
#define WM8995_WSEQ_DELAY23_SHIFT 0 /* WSEQ_DELAY23 - [3:0] */
#define WM8995_WSEQ_DELAY23_WIDTH 4 /* WSEQ_DELAY23 - [3:0] */
/*
* R12384 (0x3060) - Write Sequencer 96
*/
#define WM8995_WSEQ_ADDR24_MASK 0x3FFF /* WSEQ_ADDR24 - [13:0] */
#define WM8995_WSEQ_ADDR24_SHIFT 0 /* WSEQ_ADDR24 - [13:0] */
#define WM8995_WSEQ_ADDR24_WIDTH 14 /* WSEQ_ADDR24 - [13:0] */
/*
* R12385 (0x3061) - Write Sequencer 97
*/
#define WM8995_WSEQ_DATA24_MASK 0x00FF /* WSEQ_DATA24 - [7:0] */
#define WM8995_WSEQ_DATA24_SHIFT 0 /* WSEQ_DATA24 - [7:0] */
#define WM8995_WSEQ_DATA24_WIDTH 8 /* WSEQ_DATA24 - [7:0] */
/*
* R12386 (0x3062) - Write Sequencer 98
*/
#define WM8995_WSEQ_DATA_WIDTH24_MASK 0x0700 /* WSEQ_DATA_WIDTH24 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH24_SHIFT 8 /* WSEQ_DATA_WIDTH24 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH24_WIDTH 3 /* WSEQ_DATA_WIDTH24 - [10:8] */
#define WM8995_WSEQ_DATA_START24_MASK 0x000F /* WSEQ_DATA_START24 - [3:0] */
#define WM8995_WSEQ_DATA_START24_SHIFT 0 /* WSEQ_DATA_START24 - [3:0] */
#define WM8995_WSEQ_DATA_START24_WIDTH 4 /* WSEQ_DATA_START24 - [3:0] */
/*
* R12387 (0x3063) - Write Sequencer 99
*/
#define WM8995_WSEQ_EOS24 0x0100 /* WSEQ_EOS24 */
#define WM8995_WSEQ_EOS24_MASK 0x0100 /* WSEQ_EOS24 */
#define WM8995_WSEQ_EOS24_SHIFT 8 /* WSEQ_EOS24 */
#define WM8995_WSEQ_EOS24_WIDTH 1 /* WSEQ_EOS24 */
#define WM8995_WSEQ_DELAY24_MASK 0x000F /* WSEQ_DELAY24 - [3:0] */
#define WM8995_WSEQ_DELAY24_SHIFT 0 /* WSEQ_DELAY24 - [3:0] */
#define WM8995_WSEQ_DELAY24_WIDTH 4 /* WSEQ_DELAY24 - [3:0] */
/*
* R12388 (0x3064) - Write Sequencer 100
*/
#define WM8995_WSEQ_ADDR25_MASK 0x3FFF /* WSEQ_ADDR25 - [13:0] */
#define WM8995_WSEQ_ADDR25_SHIFT 0 /* WSEQ_ADDR25 - [13:0] */
#define WM8995_WSEQ_ADDR25_WIDTH 14 /* WSEQ_ADDR25 - [13:0] */
/*
* R12389 (0x3065) - Write Sequencer 101
*/
#define WM8995_WSEQ_DATA25_MASK 0x00FF /* WSEQ_DATA25 - [7:0] */
#define WM8995_WSEQ_DATA25_SHIFT 0 /* WSEQ_DATA25 - [7:0] */
#define WM8995_WSEQ_DATA25_WIDTH 8 /* WSEQ_DATA25 - [7:0] */
/*
* R12390 (0x3066) - Write Sequencer 102
*/
#define WM8995_WSEQ_DATA_WIDTH25_MASK 0x0700 /* WSEQ_DATA_WIDTH25 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH25_SHIFT 8 /* WSEQ_DATA_WIDTH25 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH25_WIDTH 3 /* WSEQ_DATA_WIDTH25 - [10:8] */
#define WM8995_WSEQ_DATA_START25_MASK 0x000F /* WSEQ_DATA_START25 - [3:0] */
#define WM8995_WSEQ_DATA_START25_SHIFT 0 /* WSEQ_DATA_START25 - [3:0] */
#define WM8995_WSEQ_DATA_START25_WIDTH 4 /* WSEQ_DATA_START25 - [3:0] */
/*
* R12391 (0x3067) - Write Sequencer 103
*/
#define WM8995_WSEQ_EOS25 0x0100 /* WSEQ_EOS25 */
#define WM8995_WSEQ_EOS25_MASK 0x0100 /* WSEQ_EOS25 */
#define WM8995_WSEQ_EOS25_SHIFT 8 /* WSEQ_EOS25 */
#define WM8995_WSEQ_EOS25_WIDTH 1 /* WSEQ_EOS25 */
#define WM8995_WSEQ_DELAY25_MASK 0x000F /* WSEQ_DELAY25 - [3:0] */
#define WM8995_WSEQ_DELAY25_SHIFT 0 /* WSEQ_DELAY25 - [3:0] */
#define WM8995_WSEQ_DELAY25_WIDTH 4 /* WSEQ_DELAY25 - [3:0] */
/*
* R12392 (0x3068) - Write Sequencer 104
*/
#define WM8995_WSEQ_ADDR26_MASK 0x3FFF /* WSEQ_ADDR26 - [13:0] */
#define WM8995_WSEQ_ADDR26_SHIFT 0 /* WSEQ_ADDR26 - [13:0] */
#define WM8995_WSEQ_ADDR26_WIDTH 14 /* WSEQ_ADDR26 - [13:0] */
/*
* R12393 (0x3069) - Write Sequencer 105
*/
#define WM8995_WSEQ_DATA26_MASK 0x00FF /* WSEQ_DATA26 - [7:0] */
#define WM8995_WSEQ_DATA26_SHIFT 0 /* WSEQ_DATA26 - [7:0] */
#define WM8995_WSEQ_DATA26_WIDTH 8 /* WSEQ_DATA26 - [7:0] */
/*
* R12394 (0x306A) - Write Sequencer 106
*/
#define WM8995_WSEQ_DATA_WIDTH26_MASK 0x0700 /* WSEQ_DATA_WIDTH26 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH26_SHIFT 8 /* WSEQ_DATA_WIDTH26 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH26_WIDTH 3 /* WSEQ_DATA_WIDTH26 - [10:8] */
#define WM8995_WSEQ_DATA_START26_MASK 0x000F /* WSEQ_DATA_START26 - [3:0] */
#define WM8995_WSEQ_DATA_START26_SHIFT 0 /* WSEQ_DATA_START26 - [3:0] */
#define WM8995_WSEQ_DATA_START26_WIDTH 4 /* WSEQ_DATA_START26 - [3:0] */
/*
* R12395 (0x306B) - Write Sequencer 107
*/
#define WM8995_WSEQ_EOS26 0x0100 /* WSEQ_EOS26 */
#define WM8995_WSEQ_EOS26_MASK 0x0100 /* WSEQ_EOS26 */
#define WM8995_WSEQ_EOS26_SHIFT 8 /* WSEQ_EOS26 */
#define WM8995_WSEQ_EOS26_WIDTH 1 /* WSEQ_EOS26 */
#define WM8995_WSEQ_DELAY26_MASK 0x000F /* WSEQ_DELAY26 - [3:0] */
#define WM8995_WSEQ_DELAY26_SHIFT 0 /* WSEQ_DELAY26 - [3:0] */
#define WM8995_WSEQ_DELAY26_WIDTH 4 /* WSEQ_DELAY26 - [3:0] */
/*
* R12396 (0x306C) - Write Sequencer 108
*/
#define WM8995_WSEQ_ADDR27_MASK 0x3FFF /* WSEQ_ADDR27 - [13:0] */
#define WM8995_WSEQ_ADDR27_SHIFT 0 /* WSEQ_ADDR27 - [13:0] */
#define WM8995_WSEQ_ADDR27_WIDTH 14 /* WSEQ_ADDR27 - [13:0] */
/*
* R12397 (0x306D) - Write Sequencer 109
*/
#define WM8995_WSEQ_DATA27_MASK 0x00FF /* WSEQ_DATA27 - [7:0] */
#define WM8995_WSEQ_DATA27_SHIFT 0 /* WSEQ_DATA27 - [7:0] */
#define WM8995_WSEQ_DATA27_WIDTH 8 /* WSEQ_DATA27 - [7:0] */
/*
* R12398 (0x306E) - Write Sequencer 110
*/
#define WM8995_WSEQ_DATA_WIDTH27_MASK 0x0700 /* WSEQ_DATA_WIDTH27 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH27_SHIFT 8 /* WSEQ_DATA_WIDTH27 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH27_WIDTH 3 /* WSEQ_DATA_WIDTH27 - [10:8] */
#define WM8995_WSEQ_DATA_START27_MASK 0x000F /* WSEQ_DATA_START27 - [3:0] */
#define WM8995_WSEQ_DATA_START27_SHIFT 0 /* WSEQ_DATA_START27 - [3:0] */
#define WM8995_WSEQ_DATA_START27_WIDTH 4 /* WSEQ_DATA_START27 - [3:0] */
/*
* R12399 (0x306F) - Write Sequencer 111
*/
#define WM8995_WSEQ_EOS27 0x0100 /* WSEQ_EOS27 */
#define WM8995_WSEQ_EOS27_MASK 0x0100 /* WSEQ_EOS27 */
#define WM8995_WSEQ_EOS27_SHIFT 8 /* WSEQ_EOS27 */
#define WM8995_WSEQ_EOS27_WIDTH 1 /* WSEQ_EOS27 */
#define WM8995_WSEQ_DELAY27_MASK 0x000F /* WSEQ_DELAY27 - [3:0] */
#define WM8995_WSEQ_DELAY27_SHIFT 0 /* WSEQ_DELAY27 - [3:0] */
#define WM8995_WSEQ_DELAY27_WIDTH 4 /* WSEQ_DELAY27 - [3:0] */
/*
* R12400 (0x3070) - Write Sequencer 112
*/
#define WM8995_WSEQ_ADDR28_MASK 0x3FFF /* WSEQ_ADDR28 - [13:0] */
#define WM8995_WSEQ_ADDR28_SHIFT 0 /* WSEQ_ADDR28 - [13:0] */
#define WM8995_WSEQ_ADDR28_WIDTH 14 /* WSEQ_ADDR28 - [13:0] */
/*
* R12401 (0x3071) - Write Sequencer 113
*/
#define WM8995_WSEQ_DATA28_MASK 0x00FF /* WSEQ_DATA28 - [7:0] */
#define WM8995_WSEQ_DATA28_SHIFT 0 /* WSEQ_DATA28 - [7:0] */
#define WM8995_WSEQ_DATA28_WIDTH 8 /* WSEQ_DATA28 - [7:0] */
/*
* R12402 (0x3072) - Write Sequencer 114
*/
#define WM8995_WSEQ_DATA_WIDTH28_MASK 0x0700 /* WSEQ_DATA_WIDTH28 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH28_SHIFT 8 /* WSEQ_DATA_WIDTH28 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH28_WIDTH 3 /* WSEQ_DATA_WIDTH28 - [10:8] */
#define WM8995_WSEQ_DATA_START28_MASK 0x000F /* WSEQ_DATA_START28 - [3:0] */
#define WM8995_WSEQ_DATA_START28_SHIFT 0 /* WSEQ_DATA_START28 - [3:0] */
#define WM8995_WSEQ_DATA_START28_WIDTH 4 /* WSEQ_DATA_START28 - [3:0] */
/*
* R12403 (0x3073) - Write Sequencer 115
*/
#define WM8995_WSEQ_EOS28 0x0100 /* WSEQ_EOS28 */
#define WM8995_WSEQ_EOS28_MASK 0x0100 /* WSEQ_EOS28 */
#define WM8995_WSEQ_EOS28_SHIFT 8 /* WSEQ_EOS28 */
#define WM8995_WSEQ_EOS28_WIDTH 1 /* WSEQ_EOS28 */
#define WM8995_WSEQ_DELAY28_MASK 0x000F /* WSEQ_DELAY28 - [3:0] */
#define WM8995_WSEQ_DELAY28_SHIFT 0 /* WSEQ_DELAY28 - [3:0] */
#define WM8995_WSEQ_DELAY28_WIDTH 4 /* WSEQ_DELAY28 - [3:0] */
/*
* R12404 (0x3074) - Write Sequencer 116
*/
#define WM8995_WSEQ_ADDR29_MASK 0x3FFF /* WSEQ_ADDR29 - [13:0] */
#define WM8995_WSEQ_ADDR29_SHIFT 0 /* WSEQ_ADDR29 - [13:0] */
#define WM8995_WSEQ_ADDR29_WIDTH 14 /* WSEQ_ADDR29 - [13:0] */
/*
* R12405 (0x3075) - Write Sequencer 117
*/
#define WM8995_WSEQ_DATA29_MASK 0x00FF /* WSEQ_DATA29 - [7:0] */
#define WM8995_WSEQ_DATA29_SHIFT 0 /* WSEQ_DATA29 - [7:0] */
#define WM8995_WSEQ_DATA29_WIDTH 8 /* WSEQ_DATA29 - [7:0] */
/*
* R12406 (0x3076) - Write Sequencer 118
*/
#define WM8995_WSEQ_DATA_WIDTH29_MASK 0x0700 /* WSEQ_DATA_WIDTH29 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH29_SHIFT 8 /* WSEQ_DATA_WIDTH29 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH29_WIDTH 3 /* WSEQ_DATA_WIDTH29 - [10:8] */
#define WM8995_WSEQ_DATA_START29_MASK 0x000F /* WSEQ_DATA_START29 - [3:0] */
#define WM8995_WSEQ_DATA_START29_SHIFT 0 /* WSEQ_DATA_START29 - [3:0] */
#define WM8995_WSEQ_DATA_START29_WIDTH 4 /* WSEQ_DATA_START29 - [3:0] */
/*
* R12407 (0x3077) - Write Sequencer 119
*/
#define WM8995_WSEQ_EOS29 0x0100 /* WSEQ_EOS29 */
#define WM8995_WSEQ_EOS29_MASK 0x0100 /* WSEQ_EOS29 */
#define WM8995_WSEQ_EOS29_SHIFT 8 /* WSEQ_EOS29 */
#define WM8995_WSEQ_EOS29_WIDTH 1 /* WSEQ_EOS29 */
#define WM8995_WSEQ_DELAY29_MASK 0x000F /* WSEQ_DELAY29 - [3:0] */
#define WM8995_WSEQ_DELAY29_SHIFT 0 /* WSEQ_DELAY29 - [3:0] */
#define WM8995_WSEQ_DELAY29_WIDTH 4 /* WSEQ_DELAY29 - [3:0] */
/*
* R12408 (0x3078) - Write Sequencer 120
*/
#define WM8995_WSEQ_ADDR30_MASK 0x3FFF /* WSEQ_ADDR30 - [13:0] */
#define WM8995_WSEQ_ADDR30_SHIFT 0 /* WSEQ_ADDR30 - [13:0] */
#define WM8995_WSEQ_ADDR30_WIDTH 14 /* WSEQ_ADDR30 - [13:0] */
/*
* R12409 (0x3079) - Write Sequencer 121
*/
#define WM8995_WSEQ_DATA30_MASK 0x00FF /* WSEQ_DATA30 - [7:0] */
#define WM8995_WSEQ_DATA30_SHIFT 0 /* WSEQ_DATA30 - [7:0] */
#define WM8995_WSEQ_DATA30_WIDTH 8 /* WSEQ_DATA30 - [7:0] */
/*
* R12410 (0x307A) - Write Sequencer 122
*/
#define WM8995_WSEQ_DATA_WIDTH30_MASK 0x0700 /* WSEQ_DATA_WIDTH30 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH30_SHIFT 8 /* WSEQ_DATA_WIDTH30 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH30_WIDTH 3 /* WSEQ_DATA_WIDTH30 - [10:8] */
#define WM8995_WSEQ_DATA_START30_MASK 0x000F /* WSEQ_DATA_START30 - [3:0] */
#define WM8995_WSEQ_DATA_START30_SHIFT 0 /* WSEQ_DATA_START30 - [3:0] */
#define WM8995_WSEQ_DATA_START30_WIDTH 4 /* WSEQ_DATA_START30 - [3:0] */
/*
* R12411 (0x307B) - Write Sequencer 123
*/
#define WM8995_WSEQ_EOS30 0x0100 /* WSEQ_EOS30 */
#define WM8995_WSEQ_EOS30_MASK 0x0100 /* WSEQ_EOS30 */
#define WM8995_WSEQ_EOS30_SHIFT 8 /* WSEQ_EOS30 */
#define WM8995_WSEQ_EOS30_WIDTH 1 /* WSEQ_EOS30 */
#define WM8995_WSEQ_DELAY30_MASK 0x000F /* WSEQ_DELAY30 - [3:0] */
#define WM8995_WSEQ_DELAY30_SHIFT 0 /* WSEQ_DELAY30 - [3:0] */
#define WM8995_WSEQ_DELAY30_WIDTH 4 /* WSEQ_DELAY30 - [3:0] */
/*
* R12412 (0x307C) - Write Sequencer 124
*/
#define WM8995_WSEQ_ADDR31_MASK 0x3FFF /* WSEQ_ADDR31 - [13:0] */
#define WM8995_WSEQ_ADDR31_SHIFT 0 /* WSEQ_ADDR31 - [13:0] */
#define WM8995_WSEQ_ADDR31_WIDTH 14 /* WSEQ_ADDR31 - [13:0] */
/*
* R12413 (0x307D) - Write Sequencer 125
*/
#define WM8995_WSEQ_DATA31_MASK 0x00FF /* WSEQ_DATA31 - [7:0] */
#define WM8995_WSEQ_DATA31_SHIFT 0 /* WSEQ_DATA31 - [7:0] */
#define WM8995_WSEQ_DATA31_WIDTH 8 /* WSEQ_DATA31 - [7:0] */
/*
* R12414 (0x307E) - Write Sequencer 126
*/
#define WM8995_WSEQ_DATA_WIDTH31_MASK 0x0700 /* WSEQ_DATA_WIDTH31 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH31_SHIFT 8 /* WSEQ_DATA_WIDTH31 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH31_WIDTH 3 /* WSEQ_DATA_WIDTH31 - [10:8] */
#define WM8995_WSEQ_DATA_START31_MASK 0x000F /* WSEQ_DATA_START31 - [3:0] */
#define WM8995_WSEQ_DATA_START31_SHIFT 0 /* WSEQ_DATA_START31 - [3:0] */
#define WM8995_WSEQ_DATA_START31_WIDTH 4 /* WSEQ_DATA_START31 - [3:0] */
/*
* R12415 (0x307F) - Write Sequencer 127
*/
#define WM8995_WSEQ_EOS31 0x0100 /* WSEQ_EOS31 */
#define WM8995_WSEQ_EOS31_MASK 0x0100 /* WSEQ_EOS31 */
#define WM8995_WSEQ_EOS31_SHIFT 8 /* WSEQ_EOS31 */
#define WM8995_WSEQ_EOS31_WIDTH 1 /* WSEQ_EOS31 */
#define WM8995_WSEQ_DELAY31_MASK 0x000F /* WSEQ_DELAY31 - [3:0] */
#define WM8995_WSEQ_DELAY31_SHIFT 0 /* WSEQ_DELAY31 - [3:0] */
#define WM8995_WSEQ_DELAY31_WIDTH 4 /* WSEQ_DELAY31 - [3:0] */
/*
* R12416 (0x3080) - Write Sequencer 128
*/
#define WM8995_WSEQ_ADDR32_MASK 0x3FFF /* WSEQ_ADDR32 - [13:0] */
#define WM8995_WSEQ_ADDR32_SHIFT 0 /* WSEQ_ADDR32 - [13:0] */
#define WM8995_WSEQ_ADDR32_WIDTH 14 /* WSEQ_ADDR32 - [13:0] */
/*
* R12417 (0x3081) - Write Sequencer 129
*/
#define WM8995_WSEQ_DATA32_MASK 0x00FF /* WSEQ_DATA32 - [7:0] */
#define WM8995_WSEQ_DATA32_SHIFT 0 /* WSEQ_DATA32 - [7:0] */
#define WM8995_WSEQ_DATA32_WIDTH 8 /* WSEQ_DATA32 - [7:0] */
/*
* R12418 (0x3082) - Write Sequencer 130
*/
#define WM8995_WSEQ_DATA_WIDTH32_MASK 0x0700 /* WSEQ_DATA_WIDTH32 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH32_SHIFT 8 /* WSEQ_DATA_WIDTH32 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH32_WIDTH 3 /* WSEQ_DATA_WIDTH32 - [10:8] */
#define WM8995_WSEQ_DATA_START32_MASK 0x000F /* WSEQ_DATA_START32 - [3:0] */
#define WM8995_WSEQ_DATA_START32_SHIFT 0 /* WSEQ_DATA_START32 - [3:0] */
#define WM8995_WSEQ_DATA_START32_WIDTH 4 /* WSEQ_DATA_START32 - [3:0] */
/*
* R12419 (0x3083) - Write Sequencer 131
*/
#define WM8995_WSEQ_EOS32 0x0100 /* WSEQ_EOS32 */
#define WM8995_WSEQ_EOS32_MASK 0x0100 /* WSEQ_EOS32 */
#define WM8995_WSEQ_EOS32_SHIFT 8 /* WSEQ_EOS32 */
#define WM8995_WSEQ_EOS32_WIDTH 1 /* WSEQ_EOS32 */
#define WM8995_WSEQ_DELAY32_MASK 0x000F /* WSEQ_DELAY32 - [3:0] */
#define WM8995_WSEQ_DELAY32_SHIFT 0 /* WSEQ_DELAY32 - [3:0] */
#define WM8995_WSEQ_DELAY32_WIDTH 4 /* WSEQ_DELAY32 - [3:0] */
/*
* R12420 (0x3084) - Write Sequencer 132
*/
#define WM8995_WSEQ_ADDR33_MASK 0x3FFF /* WSEQ_ADDR33 - [13:0] */
#define WM8995_WSEQ_ADDR33_SHIFT 0 /* WSEQ_ADDR33 - [13:0] */
#define WM8995_WSEQ_ADDR33_WIDTH 14 /* WSEQ_ADDR33 - [13:0] */
/*
* R12421 (0x3085) - Write Sequencer 133
*/
#define WM8995_WSEQ_DATA33_MASK 0x00FF /* WSEQ_DATA33 - [7:0] */
#define WM8995_WSEQ_DATA33_SHIFT 0 /* WSEQ_DATA33 - [7:0] */
#define WM8995_WSEQ_DATA33_WIDTH 8 /* WSEQ_DATA33 - [7:0] */
/*
* R12422 (0x3086) - Write Sequencer 134
*/
#define WM8995_WSEQ_DATA_WIDTH33_MASK 0x0700 /* WSEQ_DATA_WIDTH33 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH33_SHIFT 8 /* WSEQ_DATA_WIDTH33 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH33_WIDTH 3 /* WSEQ_DATA_WIDTH33 - [10:8] */
#define WM8995_WSEQ_DATA_START33_MASK 0x000F /* WSEQ_DATA_START33 - [3:0] */
#define WM8995_WSEQ_DATA_START33_SHIFT 0 /* WSEQ_DATA_START33 - [3:0] */
#define WM8995_WSEQ_DATA_START33_WIDTH 4 /* WSEQ_DATA_START33 - [3:0] */
/*
* R12423 (0x3087) - Write Sequencer 135
*/
#define WM8995_WSEQ_EOS33 0x0100 /* WSEQ_EOS33 */
#define WM8995_WSEQ_EOS33_MASK 0x0100 /* WSEQ_EOS33 */
#define WM8995_WSEQ_EOS33_SHIFT 8 /* WSEQ_EOS33 */
#define WM8995_WSEQ_EOS33_WIDTH 1 /* WSEQ_EOS33 */
#define WM8995_WSEQ_DELAY33_MASK 0x000F /* WSEQ_DELAY33 - [3:0] */
#define WM8995_WSEQ_DELAY33_SHIFT 0 /* WSEQ_DELAY33 - [3:0] */
#define WM8995_WSEQ_DELAY33_WIDTH 4 /* WSEQ_DELAY33 - [3:0] */
/*
* R12424 (0x3088) - Write Sequencer 136
*/
#define WM8995_WSEQ_ADDR34_MASK 0x3FFF /* WSEQ_ADDR34 - [13:0] */
#define WM8995_WSEQ_ADDR34_SHIFT 0 /* WSEQ_ADDR34 - [13:0] */
#define WM8995_WSEQ_ADDR34_WIDTH 14 /* WSEQ_ADDR34 - [13:0] */
/*
* R12425 (0x3089) - Write Sequencer 137
*/
#define WM8995_WSEQ_DATA34_MASK 0x00FF /* WSEQ_DATA34 - [7:0] */
#define WM8995_WSEQ_DATA34_SHIFT 0 /* WSEQ_DATA34 - [7:0] */
#define WM8995_WSEQ_DATA34_WIDTH 8 /* WSEQ_DATA34 - [7:0] */
/*
* R12426 (0x308A) - Write Sequencer 138
*/
#define WM8995_WSEQ_DATA_WIDTH34_MASK 0x0700 /* WSEQ_DATA_WIDTH34 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH34_SHIFT 8 /* WSEQ_DATA_WIDTH34 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH34_WIDTH 3 /* WSEQ_DATA_WIDTH34 - [10:8] */
#define WM8995_WSEQ_DATA_START34_MASK 0x000F /* WSEQ_DATA_START34 - [3:0] */
#define WM8995_WSEQ_DATA_START34_SHIFT 0 /* WSEQ_DATA_START34 - [3:0] */
#define WM8995_WSEQ_DATA_START34_WIDTH 4 /* WSEQ_DATA_START34 - [3:0] */
/*
* R12427 (0x308B) - Write Sequencer 139
*/
#define WM8995_WSEQ_EOS34 0x0100 /* WSEQ_EOS34 */
#define WM8995_WSEQ_EOS34_MASK 0x0100 /* WSEQ_EOS34 */
#define WM8995_WSEQ_EOS34_SHIFT 8 /* WSEQ_EOS34 */
#define WM8995_WSEQ_EOS34_WIDTH 1 /* WSEQ_EOS34 */
#define WM8995_WSEQ_DELAY34_MASK 0x000F /* WSEQ_DELAY34 - [3:0] */
#define WM8995_WSEQ_DELAY34_SHIFT 0 /* WSEQ_DELAY34 - [3:0] */
#define WM8995_WSEQ_DELAY34_WIDTH 4 /* WSEQ_DELAY34 - [3:0] */
/*
* R12428 (0x308C) - Write Sequencer 140
*/
#define WM8995_WSEQ_ADDR35_MASK 0x3FFF /* WSEQ_ADDR35 - [13:0] */
#define WM8995_WSEQ_ADDR35_SHIFT 0 /* WSEQ_ADDR35 - [13:0] */
#define WM8995_WSEQ_ADDR35_WIDTH 14 /* WSEQ_ADDR35 - [13:0] */
/*
* R12429 (0x308D) - Write Sequencer 141
*/
#define WM8995_WSEQ_DATA35_MASK 0x00FF /* WSEQ_DATA35 - [7:0] */
#define WM8995_WSEQ_DATA35_SHIFT 0 /* WSEQ_DATA35 - [7:0] */
#define WM8995_WSEQ_DATA35_WIDTH 8 /* WSEQ_DATA35 - [7:0] */
/*
* R12430 (0x308E) - Write Sequencer 142
*/
#define WM8995_WSEQ_DATA_WIDTH35_MASK 0x0700 /* WSEQ_DATA_WIDTH35 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH35_SHIFT 8 /* WSEQ_DATA_WIDTH35 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH35_WIDTH 3 /* WSEQ_DATA_WIDTH35 - [10:8] */
#define WM8995_WSEQ_DATA_START35_MASK 0x000F /* WSEQ_DATA_START35 - [3:0] */
#define WM8995_WSEQ_DATA_START35_SHIFT 0 /* WSEQ_DATA_START35 - [3:0] */
#define WM8995_WSEQ_DATA_START35_WIDTH 4 /* WSEQ_DATA_START35 - [3:0] */
/*
* R12431 (0x308F) - Write Sequencer 143
*/
#define WM8995_WSEQ_EOS35 0x0100 /* WSEQ_EOS35 */
#define WM8995_WSEQ_EOS35_MASK 0x0100 /* WSEQ_EOS35 */
#define WM8995_WSEQ_EOS35_SHIFT 8 /* WSEQ_EOS35 */
#define WM8995_WSEQ_EOS35_WIDTH 1 /* WSEQ_EOS35 */
#define WM8995_WSEQ_DELAY35_MASK 0x000F /* WSEQ_DELAY35 - [3:0] */
#define WM8995_WSEQ_DELAY35_SHIFT 0 /* WSEQ_DELAY35 - [3:0] */
#define WM8995_WSEQ_DELAY35_WIDTH 4 /* WSEQ_DELAY35 - [3:0] */
/*
* R12432 (0x3090) - Write Sequencer 144
*/
#define WM8995_WSEQ_ADDR36_MASK 0x3FFF /* WSEQ_ADDR36 - [13:0] */
#define WM8995_WSEQ_ADDR36_SHIFT 0 /* WSEQ_ADDR36 - [13:0] */
#define WM8995_WSEQ_ADDR36_WIDTH 14 /* WSEQ_ADDR36 - [13:0] */
/*
* R12433 (0x3091) - Write Sequencer 145
*/
#define WM8995_WSEQ_DATA36_MASK 0x00FF /* WSEQ_DATA36 - [7:0] */
#define WM8995_WSEQ_DATA36_SHIFT 0 /* WSEQ_DATA36 - [7:0] */
#define WM8995_WSEQ_DATA36_WIDTH 8 /* WSEQ_DATA36 - [7:0] */
/*
* R12434 (0x3092) - Write Sequencer 146
*/
#define WM8995_WSEQ_DATA_WIDTH36_MASK 0x0700 /* WSEQ_DATA_WIDTH36 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH36_SHIFT 8 /* WSEQ_DATA_WIDTH36 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH36_WIDTH 3 /* WSEQ_DATA_WIDTH36 - [10:8] */
#define WM8995_WSEQ_DATA_START36_MASK 0x000F /* WSEQ_DATA_START36 - [3:0] */
#define WM8995_WSEQ_DATA_START36_SHIFT 0 /* WSEQ_DATA_START36 - [3:0] */
#define WM8995_WSEQ_DATA_START36_WIDTH 4 /* WSEQ_DATA_START36 - [3:0] */
/*
* R12435 (0x3093) - Write Sequencer 147
*/
#define WM8995_WSEQ_EOS36 0x0100 /* WSEQ_EOS36 */
#define WM8995_WSEQ_EOS36_MASK 0x0100 /* WSEQ_EOS36 */
#define WM8995_WSEQ_EOS36_SHIFT 8 /* WSEQ_EOS36 */
#define WM8995_WSEQ_EOS36_WIDTH 1 /* WSEQ_EOS36 */
#define WM8995_WSEQ_DELAY36_MASK 0x000F /* WSEQ_DELAY36 - [3:0] */
#define WM8995_WSEQ_DELAY36_SHIFT 0 /* WSEQ_DELAY36 - [3:0] */
#define WM8995_WSEQ_DELAY36_WIDTH 4 /* WSEQ_DELAY36 - [3:0] */
/*
* R12436 (0x3094) - Write Sequencer 148
*/
#define WM8995_WSEQ_ADDR37_MASK 0x3FFF /* WSEQ_ADDR37 - [13:0] */
#define WM8995_WSEQ_ADDR37_SHIFT 0 /* WSEQ_ADDR37 - [13:0] */
#define WM8995_WSEQ_ADDR37_WIDTH 14 /* WSEQ_ADDR37 - [13:0] */
/*
* R12437 (0x3095) - Write Sequencer 149
*/
#define WM8995_WSEQ_DATA37_MASK 0x00FF /* WSEQ_DATA37 - [7:0] */
#define WM8995_WSEQ_DATA37_SHIFT 0 /* WSEQ_DATA37 - [7:0] */
#define WM8995_WSEQ_DATA37_WIDTH 8 /* WSEQ_DATA37 - [7:0] */
/*
* R12438 (0x3096) - Write Sequencer 150
*/
#define WM8995_WSEQ_DATA_WIDTH37_MASK 0x0700 /* WSEQ_DATA_WIDTH37 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH37_SHIFT 8 /* WSEQ_DATA_WIDTH37 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH37_WIDTH 3 /* WSEQ_DATA_WIDTH37 - [10:8] */
#define WM8995_WSEQ_DATA_START37_MASK 0x000F /* WSEQ_DATA_START37 - [3:0] */
#define WM8995_WSEQ_DATA_START37_SHIFT 0 /* WSEQ_DATA_START37 - [3:0] */
#define WM8995_WSEQ_DATA_START37_WIDTH 4 /* WSEQ_DATA_START37 - [3:0] */
/*
* R12439 (0x3097) - Write Sequencer 151
*/
#define WM8995_WSEQ_EOS37 0x0100 /* WSEQ_EOS37 */
#define WM8995_WSEQ_EOS37_MASK 0x0100 /* WSEQ_EOS37 */
#define WM8995_WSEQ_EOS37_SHIFT 8 /* WSEQ_EOS37 */
#define WM8995_WSEQ_EOS37_WIDTH 1 /* WSEQ_EOS37 */
#define WM8995_WSEQ_DELAY37_MASK 0x000F /* WSEQ_DELAY37 - [3:0] */
#define WM8995_WSEQ_DELAY37_SHIFT 0 /* WSEQ_DELAY37 - [3:0] */
#define WM8995_WSEQ_DELAY37_WIDTH 4 /* WSEQ_DELAY37 - [3:0] */
/*
* R12440 (0x3098) - Write Sequencer 152
*/
#define WM8995_WSEQ_ADDR38_MASK 0x3FFF /* WSEQ_ADDR38 - [13:0] */
#define WM8995_WSEQ_ADDR38_SHIFT 0 /* WSEQ_ADDR38 - [13:0] */
#define WM8995_WSEQ_ADDR38_WIDTH 14 /* WSEQ_ADDR38 - [13:0] */
/*
* R12441 (0x3099) - Write Sequencer 153
*/
#define WM8995_WSEQ_DATA38_MASK 0x00FF /* WSEQ_DATA38 - [7:0] */
#define WM8995_WSEQ_DATA38_SHIFT 0 /* WSEQ_DATA38 - [7:0] */
#define WM8995_WSEQ_DATA38_WIDTH 8 /* WSEQ_DATA38 - [7:0] */
/*
* R12442 (0x309A) - Write Sequencer 154
*/
#define WM8995_WSEQ_DATA_WIDTH38_MASK 0x0700 /* WSEQ_DATA_WIDTH38 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH38_SHIFT 8 /* WSEQ_DATA_WIDTH38 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH38_WIDTH 3 /* WSEQ_DATA_WIDTH38 - [10:8] */
#define WM8995_WSEQ_DATA_START38_MASK 0x000F /* WSEQ_DATA_START38 - [3:0] */
#define WM8995_WSEQ_DATA_START38_SHIFT 0 /* WSEQ_DATA_START38 - [3:0] */
#define WM8995_WSEQ_DATA_START38_WIDTH 4 /* WSEQ_DATA_START38 - [3:0] */
/*
* R12443 (0x309B) - Write Sequencer 155
*/
#define WM8995_WSEQ_EOS38 0x0100 /* WSEQ_EOS38 */
#define WM8995_WSEQ_EOS38_MASK 0x0100 /* WSEQ_EOS38 */
#define WM8995_WSEQ_EOS38_SHIFT 8 /* WSEQ_EOS38 */
#define WM8995_WSEQ_EOS38_WIDTH 1 /* WSEQ_EOS38 */
#define WM8995_WSEQ_DELAY38_MASK 0x000F /* WSEQ_DELAY38 - [3:0] */
#define WM8995_WSEQ_DELAY38_SHIFT 0 /* WSEQ_DELAY38 - [3:0] */
#define WM8995_WSEQ_DELAY38_WIDTH 4 /* WSEQ_DELAY38 - [3:0] */
/*
* R12444 (0x309C) - Write Sequencer 156
*/
#define WM8995_WSEQ_ADDR39_MASK 0x3FFF /* WSEQ_ADDR39 - [13:0] */
#define WM8995_WSEQ_ADDR39_SHIFT 0 /* WSEQ_ADDR39 - [13:0] */
#define WM8995_WSEQ_ADDR39_WIDTH 14 /* WSEQ_ADDR39 - [13:0] */
/*
* R12445 (0x309D) - Write Sequencer 157
*/
#define WM8995_WSEQ_DATA39_MASK 0x00FF /* WSEQ_DATA39 - [7:0] */
#define WM8995_WSEQ_DATA39_SHIFT 0 /* WSEQ_DATA39 - [7:0] */
#define WM8995_WSEQ_DATA39_WIDTH 8 /* WSEQ_DATA39 - [7:0] */
/*
* R12446 (0x309E) - Write Sequencer 158
*/
#define WM8995_WSEQ_DATA_WIDTH39_MASK 0x0700 /* WSEQ_DATA_WIDTH39 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH39_SHIFT 8 /* WSEQ_DATA_WIDTH39 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH39_WIDTH 3 /* WSEQ_DATA_WIDTH39 - [10:8] */
#define WM8995_WSEQ_DATA_START39_MASK 0x000F /* WSEQ_DATA_START39 - [3:0] */
#define WM8995_WSEQ_DATA_START39_SHIFT 0 /* WSEQ_DATA_START39 - [3:0] */
#define WM8995_WSEQ_DATA_START39_WIDTH 4 /* WSEQ_DATA_START39 - [3:0] */
/*
* R12447 (0x309F) - Write Sequencer 159
*/
#define WM8995_WSEQ_EOS39 0x0100 /* WSEQ_EOS39 */
#define WM8995_WSEQ_EOS39_MASK 0x0100 /* WSEQ_EOS39 */
#define WM8995_WSEQ_EOS39_SHIFT 8 /* WSEQ_EOS39 */
#define WM8995_WSEQ_EOS39_WIDTH 1 /* WSEQ_EOS39 */
#define WM8995_WSEQ_DELAY39_MASK 0x000F /* WSEQ_DELAY39 - [3:0] */
#define WM8995_WSEQ_DELAY39_SHIFT 0 /* WSEQ_DELAY39 - [3:0] */
#define WM8995_WSEQ_DELAY39_WIDTH 4 /* WSEQ_DELAY39 - [3:0] */
/*
* R12448 (0x30A0) - Write Sequencer 160
*/
#define WM8995_WSEQ_ADDR40_MASK 0x3FFF /* WSEQ_ADDR40 - [13:0] */
#define WM8995_WSEQ_ADDR40_SHIFT 0 /* WSEQ_ADDR40 - [13:0] */
#define WM8995_WSEQ_ADDR40_WIDTH 14 /* WSEQ_ADDR40 - [13:0] */
/*
* R12449 (0x30A1) - Write Sequencer 161
*/
#define WM8995_WSEQ_DATA40_MASK 0x00FF /* WSEQ_DATA40 - [7:0] */
#define WM8995_WSEQ_DATA40_SHIFT 0 /* WSEQ_DATA40 - [7:0] */
#define WM8995_WSEQ_DATA40_WIDTH 8 /* WSEQ_DATA40 - [7:0] */
/*
* R12450 (0x30A2) - Write Sequencer 162
*/
#define WM8995_WSEQ_DATA_WIDTH40_MASK 0x0700 /* WSEQ_DATA_WIDTH40 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH40_SHIFT 8 /* WSEQ_DATA_WIDTH40 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH40_WIDTH 3 /* WSEQ_DATA_WIDTH40 - [10:8] */
#define WM8995_WSEQ_DATA_START40_MASK 0x000F /* WSEQ_DATA_START40 - [3:0] */
#define WM8995_WSEQ_DATA_START40_SHIFT 0 /* WSEQ_DATA_START40 - [3:0] */
#define WM8995_WSEQ_DATA_START40_WIDTH 4 /* WSEQ_DATA_START40 - [3:0] */
/*
* R12451 (0x30A3) - Write Sequencer 163
*/
#define WM8995_WSEQ_EOS40 0x0100 /* WSEQ_EOS40 */
#define WM8995_WSEQ_EOS40_MASK 0x0100 /* WSEQ_EOS40 */
#define WM8995_WSEQ_EOS40_SHIFT 8 /* WSEQ_EOS40 */
#define WM8995_WSEQ_EOS40_WIDTH 1 /* WSEQ_EOS40 */
#define WM8995_WSEQ_DELAY40_MASK 0x000F /* WSEQ_DELAY40 - [3:0] */
#define WM8995_WSEQ_DELAY40_SHIFT 0 /* WSEQ_DELAY40 - [3:0] */
#define WM8995_WSEQ_DELAY40_WIDTH 4 /* WSEQ_DELAY40 - [3:0] */
/*
* R12452 (0x30A4) - Write Sequencer 164
*/
#define WM8995_WSEQ_ADDR41_MASK 0x3FFF /* WSEQ_ADDR41 - [13:0] */
#define WM8995_WSEQ_ADDR41_SHIFT 0 /* WSEQ_ADDR41 - [13:0] */
#define WM8995_WSEQ_ADDR41_WIDTH 14 /* WSEQ_ADDR41 - [13:0] */
/*
* R12453 (0x30A5) - Write Sequencer 165
*/
#define WM8995_WSEQ_DATA41_MASK 0x00FF /* WSEQ_DATA41 - [7:0] */
#define WM8995_WSEQ_DATA41_SHIFT 0 /* WSEQ_DATA41 - [7:0] */
#define WM8995_WSEQ_DATA41_WIDTH 8 /* WSEQ_DATA41 - [7:0] */
/*
* R12454 (0x30A6) - Write Sequencer 166
*/
#define WM8995_WSEQ_DATA_WIDTH41_MASK 0x0700 /* WSEQ_DATA_WIDTH41 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH41_SHIFT 8 /* WSEQ_DATA_WIDTH41 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH41_WIDTH 3 /* WSEQ_DATA_WIDTH41 - [10:8] */
#define WM8995_WSEQ_DATA_START41_MASK 0x000F /* WSEQ_DATA_START41 - [3:0] */
#define WM8995_WSEQ_DATA_START41_SHIFT 0 /* WSEQ_DATA_START41 - [3:0] */
#define WM8995_WSEQ_DATA_START41_WIDTH 4 /* WSEQ_DATA_START41 - [3:0] */
/*
* R12455 (0x30A7) - Write Sequencer 167
*/
#define WM8995_WSEQ_EOS41 0x0100 /* WSEQ_EOS41 */
#define WM8995_WSEQ_EOS41_MASK 0x0100 /* WSEQ_EOS41 */
#define WM8995_WSEQ_EOS41_SHIFT 8 /* WSEQ_EOS41 */
#define WM8995_WSEQ_EOS41_WIDTH 1 /* WSEQ_EOS41 */
#define WM8995_WSEQ_DELAY41_MASK 0x000F /* WSEQ_DELAY41 - [3:0] */
#define WM8995_WSEQ_DELAY41_SHIFT 0 /* WSEQ_DELAY41 - [3:0] */
#define WM8995_WSEQ_DELAY41_WIDTH 4 /* WSEQ_DELAY41 - [3:0] */
/*
* R12456 (0x30A8) - Write Sequencer 168
*/
#define WM8995_WSEQ_ADDR42_MASK 0x3FFF /* WSEQ_ADDR42 - [13:0] */
#define WM8995_WSEQ_ADDR42_SHIFT 0 /* WSEQ_ADDR42 - [13:0] */
#define WM8995_WSEQ_ADDR42_WIDTH 14 /* WSEQ_ADDR42 - [13:0] */
/*
* R12457 (0x30A9) - Write Sequencer 169
*/
#define WM8995_WSEQ_DATA42_MASK 0x00FF /* WSEQ_DATA42 - [7:0] */
#define WM8995_WSEQ_DATA42_SHIFT 0 /* WSEQ_DATA42 - [7:0] */
#define WM8995_WSEQ_DATA42_WIDTH 8 /* WSEQ_DATA42 - [7:0] */
/*
* R12458 (0x30AA) - Write Sequencer 170
*/
#define WM8995_WSEQ_DATA_WIDTH42_MASK 0x0700 /* WSEQ_DATA_WIDTH42 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH42_SHIFT 8 /* WSEQ_DATA_WIDTH42 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH42_WIDTH 3 /* WSEQ_DATA_WIDTH42 - [10:8] */
#define WM8995_WSEQ_DATA_START42_MASK 0x000F /* WSEQ_DATA_START42 - [3:0] */
#define WM8995_WSEQ_DATA_START42_SHIFT 0 /* WSEQ_DATA_START42 - [3:0] */
#define WM8995_WSEQ_DATA_START42_WIDTH 4 /* WSEQ_DATA_START42 - [3:0] */
/*
* R12459 (0x30AB) - Write Sequencer 171
*/
#define WM8995_WSEQ_EOS42 0x0100 /* WSEQ_EOS42 */
#define WM8995_WSEQ_EOS42_MASK 0x0100 /* WSEQ_EOS42 */
#define WM8995_WSEQ_EOS42_SHIFT 8 /* WSEQ_EOS42 */
#define WM8995_WSEQ_EOS42_WIDTH 1 /* WSEQ_EOS42 */
#define WM8995_WSEQ_DELAY42_MASK 0x000F /* WSEQ_DELAY42 - [3:0] */
#define WM8995_WSEQ_DELAY42_SHIFT 0 /* WSEQ_DELAY42 - [3:0] */
#define WM8995_WSEQ_DELAY42_WIDTH 4 /* WSEQ_DELAY42 - [3:0] */
/*
* R12460 (0x30AC) - Write Sequencer 172
*/
#define WM8995_WSEQ_ADDR43_MASK 0x3FFF /* WSEQ_ADDR43 - [13:0] */
#define WM8995_WSEQ_ADDR43_SHIFT 0 /* WSEQ_ADDR43 - [13:0] */
#define WM8995_WSEQ_ADDR43_WIDTH 14 /* WSEQ_ADDR43 - [13:0] */
/*
* R12461 (0x30AD) - Write Sequencer 173
*/
#define WM8995_WSEQ_DATA43_MASK 0x00FF /* WSEQ_DATA43 - [7:0] */
#define WM8995_WSEQ_DATA43_SHIFT 0 /* WSEQ_DATA43 - [7:0] */
#define WM8995_WSEQ_DATA43_WIDTH 8 /* WSEQ_DATA43 - [7:0] */
/*
* R12462 (0x30AE) - Write Sequencer 174
*/
#define WM8995_WSEQ_DATA_WIDTH43_MASK 0x0700 /* WSEQ_DATA_WIDTH43 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH43_SHIFT 8 /* WSEQ_DATA_WIDTH43 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH43_WIDTH 3 /* WSEQ_DATA_WIDTH43 - [10:8] */
#define WM8995_WSEQ_DATA_START43_MASK 0x000F /* WSEQ_DATA_START43 - [3:0] */
#define WM8995_WSEQ_DATA_START43_SHIFT 0 /* WSEQ_DATA_START43 - [3:0] */
#define WM8995_WSEQ_DATA_START43_WIDTH 4 /* WSEQ_DATA_START43 - [3:0] */
/*
* R12463 (0x30AF) - Write Sequencer 175
*/
#define WM8995_WSEQ_EOS43 0x0100 /* WSEQ_EOS43 */
#define WM8995_WSEQ_EOS43_MASK 0x0100 /* WSEQ_EOS43 */
#define WM8995_WSEQ_EOS43_SHIFT 8 /* WSEQ_EOS43 */
#define WM8995_WSEQ_EOS43_WIDTH 1 /* WSEQ_EOS43 */
#define WM8995_WSEQ_DELAY43_MASK 0x000F /* WSEQ_DELAY43 - [3:0] */
#define WM8995_WSEQ_DELAY43_SHIFT 0 /* WSEQ_DELAY43 - [3:0] */
#define WM8995_WSEQ_DELAY43_WIDTH 4 /* WSEQ_DELAY43 - [3:0] */
/*
* R12464 (0x30B0) - Write Sequencer 176
*/
#define WM8995_WSEQ_ADDR44_MASK 0x3FFF /* WSEQ_ADDR44 - [13:0] */
#define WM8995_WSEQ_ADDR44_SHIFT 0 /* WSEQ_ADDR44 - [13:0] */
#define WM8995_WSEQ_ADDR44_WIDTH 14 /* WSEQ_ADDR44 - [13:0] */
/*
* R12465 (0x30B1) - Write Sequencer 177
*/
#define WM8995_WSEQ_DATA44_MASK 0x00FF /* WSEQ_DATA44 - [7:0] */
#define WM8995_WSEQ_DATA44_SHIFT 0 /* WSEQ_DATA44 - [7:0] */
#define WM8995_WSEQ_DATA44_WIDTH 8 /* WSEQ_DATA44 - [7:0] */
/*
* R12466 (0x30B2) - Write Sequencer 178
*/
#define WM8995_WSEQ_DATA_WIDTH44_MASK 0x0700 /* WSEQ_DATA_WIDTH44 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH44_SHIFT 8 /* WSEQ_DATA_WIDTH44 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH44_WIDTH 3 /* WSEQ_DATA_WIDTH44 - [10:8] */
#define WM8995_WSEQ_DATA_START44_MASK 0x000F /* WSEQ_DATA_START44 - [3:0] */
#define WM8995_WSEQ_DATA_START44_SHIFT 0 /* WSEQ_DATA_START44 - [3:0] */
#define WM8995_WSEQ_DATA_START44_WIDTH 4 /* WSEQ_DATA_START44 - [3:0] */
/*
* R12467 (0x30B3) - Write Sequencer 179
*/
#define WM8995_WSEQ_EOS44 0x0100 /* WSEQ_EOS44 */
#define WM8995_WSEQ_EOS44_MASK 0x0100 /* WSEQ_EOS44 */
#define WM8995_WSEQ_EOS44_SHIFT 8 /* WSEQ_EOS44 */
#define WM8995_WSEQ_EOS44_WIDTH 1 /* WSEQ_EOS44 */
#define WM8995_WSEQ_DELAY44_MASK 0x000F /* WSEQ_DELAY44 - [3:0] */
#define WM8995_WSEQ_DELAY44_SHIFT 0 /* WSEQ_DELAY44 - [3:0] */
#define WM8995_WSEQ_DELAY44_WIDTH 4 /* WSEQ_DELAY44 - [3:0] */
/*
* R12468 (0x30B4) - Write Sequencer 180
*/
#define WM8995_WSEQ_ADDR45_MASK 0x3FFF /* WSEQ_ADDR45 - [13:0] */
#define WM8995_WSEQ_ADDR45_SHIFT 0 /* WSEQ_ADDR45 - [13:0] */
#define WM8995_WSEQ_ADDR45_WIDTH 14 /* WSEQ_ADDR45 - [13:0] */
/*
* R12469 (0x30B5) - Write Sequencer 181
*/
#define WM8995_WSEQ_DATA45_MASK 0x00FF /* WSEQ_DATA45 - [7:0] */
#define WM8995_WSEQ_DATA45_SHIFT 0 /* WSEQ_DATA45 - [7:0] */
#define WM8995_WSEQ_DATA45_WIDTH 8 /* WSEQ_DATA45 - [7:0] */
/*
* R12470 (0x30B6) - Write Sequencer 182
*/
#define WM8995_WSEQ_DATA_WIDTH45_MASK 0x0700 /* WSEQ_DATA_WIDTH45 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH45_SHIFT 8 /* WSEQ_DATA_WIDTH45 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH45_WIDTH 3 /* WSEQ_DATA_WIDTH45 - [10:8] */
#define WM8995_WSEQ_DATA_START45_MASK 0x000F /* WSEQ_DATA_START45 - [3:0] */
#define WM8995_WSEQ_DATA_START45_SHIFT 0 /* WSEQ_DATA_START45 - [3:0] */
#define WM8995_WSEQ_DATA_START45_WIDTH 4 /* WSEQ_DATA_START45 - [3:0] */
/*
* R12471 (0x30B7) - Write Sequencer 183
*/
#define WM8995_WSEQ_EOS45 0x0100 /* WSEQ_EOS45 */
#define WM8995_WSEQ_EOS45_MASK 0x0100 /* WSEQ_EOS45 */
#define WM8995_WSEQ_EOS45_SHIFT 8 /* WSEQ_EOS45 */
#define WM8995_WSEQ_EOS45_WIDTH 1 /* WSEQ_EOS45 */
#define WM8995_WSEQ_DELAY45_MASK 0x000F /* WSEQ_DELAY45 - [3:0] */
#define WM8995_WSEQ_DELAY45_SHIFT 0 /* WSEQ_DELAY45 - [3:0] */
#define WM8995_WSEQ_DELAY45_WIDTH 4 /* WSEQ_DELAY45 - [3:0] */
/*
* R12472 (0x30B8) - Write Sequencer 184
*/
#define WM8995_WSEQ_ADDR46_MASK 0x3FFF /* WSEQ_ADDR46 - [13:0] */
#define WM8995_WSEQ_ADDR46_SHIFT 0 /* WSEQ_ADDR46 - [13:0] */
#define WM8995_WSEQ_ADDR46_WIDTH 14 /* WSEQ_ADDR46 - [13:0] */
/*
* R12473 (0x30B9) - Write Sequencer 185
*/
#define WM8995_WSEQ_DATA46_MASK 0x00FF /* WSEQ_DATA46 - [7:0] */
#define WM8995_WSEQ_DATA46_SHIFT 0 /* WSEQ_DATA46 - [7:0] */
#define WM8995_WSEQ_DATA46_WIDTH 8 /* WSEQ_DATA46 - [7:0] */
/*
* R12474 (0x30BA) - Write Sequencer 186
*/
#define WM8995_WSEQ_DATA_WIDTH46_MASK 0x0700 /* WSEQ_DATA_WIDTH46 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH46_SHIFT 8 /* WSEQ_DATA_WIDTH46 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH46_WIDTH 3 /* WSEQ_DATA_WIDTH46 - [10:8] */
#define WM8995_WSEQ_DATA_START46_MASK 0x000F /* WSEQ_DATA_START46 - [3:0] */
#define WM8995_WSEQ_DATA_START46_SHIFT 0 /* WSEQ_DATA_START46 - [3:0] */
#define WM8995_WSEQ_DATA_START46_WIDTH 4 /* WSEQ_DATA_START46 - [3:0] */
/*
* R12475 (0x30BB) - Write Sequencer 187
*/
#define WM8995_WSEQ_EOS46 0x0100 /* WSEQ_EOS46 */
#define WM8995_WSEQ_EOS46_MASK 0x0100 /* WSEQ_EOS46 */
#define WM8995_WSEQ_EOS46_SHIFT 8 /* WSEQ_EOS46 */
#define WM8995_WSEQ_EOS46_WIDTH 1 /* WSEQ_EOS46 */
#define WM8995_WSEQ_DELAY46_MASK 0x000F /* WSEQ_DELAY46 - [3:0] */
#define WM8995_WSEQ_DELAY46_SHIFT 0 /* WSEQ_DELAY46 - [3:0] */
#define WM8995_WSEQ_DELAY46_WIDTH 4 /* WSEQ_DELAY46 - [3:0] */
/*
* R12476 (0x30BC) - Write Sequencer 188
*/
#define WM8995_WSEQ_ADDR47_MASK 0x3FFF /* WSEQ_ADDR47 - [13:0] */
#define WM8995_WSEQ_ADDR47_SHIFT 0 /* WSEQ_ADDR47 - [13:0] */
#define WM8995_WSEQ_ADDR47_WIDTH 14 /* WSEQ_ADDR47 - [13:0] */
/*
* R12477 (0x30BD) - Write Sequencer 189
*/
#define WM8995_WSEQ_DATA47_MASK 0x00FF /* WSEQ_DATA47 - [7:0] */
#define WM8995_WSEQ_DATA47_SHIFT 0 /* WSEQ_DATA47 - [7:0] */
#define WM8995_WSEQ_DATA47_WIDTH 8 /* WSEQ_DATA47 - [7:0] */
/*
* R12478 (0x30BE) - Write Sequencer 190
*/
#define WM8995_WSEQ_DATA_WIDTH47_MASK 0x0700 /* WSEQ_DATA_WIDTH47 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH47_SHIFT 8 /* WSEQ_DATA_WIDTH47 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH47_WIDTH 3 /* WSEQ_DATA_WIDTH47 - [10:8] */
#define WM8995_WSEQ_DATA_START47_MASK 0x000F /* WSEQ_DATA_START47 - [3:0] */
#define WM8995_WSEQ_DATA_START47_SHIFT 0 /* WSEQ_DATA_START47 - [3:0] */
#define WM8995_WSEQ_DATA_START47_WIDTH 4 /* WSEQ_DATA_START47 - [3:0] */
/*
* R12479 (0x30BF) - Write Sequencer 191
*/
#define WM8995_WSEQ_EOS47 0x0100 /* WSEQ_EOS47 */
#define WM8995_WSEQ_EOS47_MASK 0x0100 /* WSEQ_EOS47 */
#define WM8995_WSEQ_EOS47_SHIFT 8 /* WSEQ_EOS47 */
#define WM8995_WSEQ_EOS47_WIDTH 1 /* WSEQ_EOS47 */
#define WM8995_WSEQ_DELAY47_MASK 0x000F /* WSEQ_DELAY47 - [3:0] */
#define WM8995_WSEQ_DELAY47_SHIFT 0 /* WSEQ_DELAY47 - [3:0] */
#define WM8995_WSEQ_DELAY47_WIDTH 4 /* WSEQ_DELAY47 - [3:0] */
/*
* R12480 (0x30C0) - Write Sequencer 192
*/
#define WM8995_WSEQ_ADDR48_MASK 0x3FFF /* WSEQ_ADDR48 - [13:0] */
#define WM8995_WSEQ_ADDR48_SHIFT 0 /* WSEQ_ADDR48 - [13:0] */
#define WM8995_WSEQ_ADDR48_WIDTH 14 /* WSEQ_ADDR48 - [13:0] */
/*
* R12481 (0x30C1) - Write Sequencer 193
*/
#define WM8995_WSEQ_DATA48_MASK 0x00FF /* WSEQ_DATA48 - [7:0] */
#define WM8995_WSEQ_DATA48_SHIFT 0 /* WSEQ_DATA48 - [7:0] */
#define WM8995_WSEQ_DATA48_WIDTH 8 /* WSEQ_DATA48 - [7:0] */
/*
* R12482 (0x30C2) - Write Sequencer 194
*/
#define WM8995_WSEQ_DATA_WIDTH48_MASK 0x0700 /* WSEQ_DATA_WIDTH48 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH48_SHIFT 8 /* WSEQ_DATA_WIDTH48 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH48_WIDTH 3 /* WSEQ_DATA_WIDTH48 - [10:8] */
#define WM8995_WSEQ_DATA_START48_MASK 0x000F /* WSEQ_DATA_START48 - [3:0] */
#define WM8995_WSEQ_DATA_START48_SHIFT 0 /* WSEQ_DATA_START48 - [3:0] */
#define WM8995_WSEQ_DATA_START48_WIDTH 4 /* WSEQ_DATA_START48 - [3:0] */
/*
* R12483 (0x30C3) - Write Sequencer 195
*/
#define WM8995_WSEQ_EOS48 0x0100 /* WSEQ_EOS48 */
#define WM8995_WSEQ_EOS48_MASK 0x0100 /* WSEQ_EOS48 */
#define WM8995_WSEQ_EOS48_SHIFT 8 /* WSEQ_EOS48 */
#define WM8995_WSEQ_EOS48_WIDTH 1 /* WSEQ_EOS48 */
#define WM8995_WSEQ_DELAY48_MASK 0x000F /* WSEQ_DELAY48 - [3:0] */
#define WM8995_WSEQ_DELAY48_SHIFT 0 /* WSEQ_DELAY48 - [3:0] */
#define WM8995_WSEQ_DELAY48_WIDTH 4 /* WSEQ_DELAY48 - [3:0] */
/*
* R12484 (0x30C4) - Write Sequencer 196
*/
#define WM8995_WSEQ_ADDR49_MASK 0x3FFF /* WSEQ_ADDR49 - [13:0] */
#define WM8995_WSEQ_ADDR49_SHIFT 0 /* WSEQ_ADDR49 - [13:0] */
#define WM8995_WSEQ_ADDR49_WIDTH 14 /* WSEQ_ADDR49 - [13:0] */
/*
* R12485 (0x30C5) - Write Sequencer 197
*/
#define WM8995_WSEQ_DATA49_MASK 0x00FF /* WSEQ_DATA49 - [7:0] */
#define WM8995_WSEQ_DATA49_SHIFT 0 /* WSEQ_DATA49 - [7:0] */
#define WM8995_WSEQ_DATA49_WIDTH 8 /* WSEQ_DATA49 - [7:0] */
/*
* R12486 (0x30C6) - Write Sequencer 198
*/
#define WM8995_WSEQ_DATA_WIDTH49_MASK 0x0700 /* WSEQ_DATA_WIDTH49 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH49_SHIFT 8 /* WSEQ_DATA_WIDTH49 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH49_WIDTH 3 /* WSEQ_DATA_WIDTH49 - [10:8] */
#define WM8995_WSEQ_DATA_START49_MASK 0x000F /* WSEQ_DATA_START49 - [3:0] */
#define WM8995_WSEQ_DATA_START49_SHIFT 0 /* WSEQ_DATA_START49 - [3:0] */
#define WM8995_WSEQ_DATA_START49_WIDTH 4 /* WSEQ_DATA_START49 - [3:0] */
/*
* R12487 (0x30C7) - Write Sequencer 199
*/
#define WM8995_WSEQ_EOS49 0x0100 /* WSEQ_EOS49 */
#define WM8995_WSEQ_EOS49_MASK 0x0100 /* WSEQ_EOS49 */
#define WM8995_WSEQ_EOS49_SHIFT 8 /* WSEQ_EOS49 */
#define WM8995_WSEQ_EOS49_WIDTH 1 /* WSEQ_EOS49 */
#define WM8995_WSEQ_DELAY49_MASK 0x000F /* WSEQ_DELAY49 - [3:0] */
#define WM8995_WSEQ_DELAY49_SHIFT 0 /* WSEQ_DELAY49 - [3:0] */
#define WM8995_WSEQ_DELAY49_WIDTH 4 /* WSEQ_DELAY49 - [3:0] */
/*
* R12488 (0x30C8) - Write Sequencer 200
*/
#define WM8995_WSEQ_ADDR50_MASK 0x3FFF /* WSEQ_ADDR50 - [13:0] */
#define WM8995_WSEQ_ADDR50_SHIFT 0 /* WSEQ_ADDR50 - [13:0] */
#define WM8995_WSEQ_ADDR50_WIDTH 14 /* WSEQ_ADDR50 - [13:0] */
/*
* R12489 (0x30C9) - Write Sequencer 201
*/
#define WM8995_WSEQ_DATA50_MASK 0x00FF /* WSEQ_DATA50 - [7:0] */
#define WM8995_WSEQ_DATA50_SHIFT 0 /* WSEQ_DATA50 - [7:0] */
#define WM8995_WSEQ_DATA50_WIDTH 8 /* WSEQ_DATA50 - [7:0] */
/*
* R12490 (0x30CA) - Write Sequencer 202
*/
#define WM8995_WSEQ_DATA_WIDTH50_MASK 0x0700 /* WSEQ_DATA_WIDTH50 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH50_SHIFT 8 /* WSEQ_DATA_WIDTH50 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH50_WIDTH 3 /* WSEQ_DATA_WIDTH50 - [10:8] */
#define WM8995_WSEQ_DATA_START50_MASK 0x000F /* WSEQ_DATA_START50 - [3:0] */
#define WM8995_WSEQ_DATA_START50_SHIFT 0 /* WSEQ_DATA_START50 - [3:0] */
#define WM8995_WSEQ_DATA_START50_WIDTH 4 /* WSEQ_DATA_START50 - [3:0] */
/*
* R12491 (0x30CB) - Write Sequencer 203
*/
#define WM8995_WSEQ_EOS50 0x0100 /* WSEQ_EOS50 */
#define WM8995_WSEQ_EOS50_MASK 0x0100 /* WSEQ_EOS50 */
#define WM8995_WSEQ_EOS50_SHIFT 8 /* WSEQ_EOS50 */
#define WM8995_WSEQ_EOS50_WIDTH 1 /* WSEQ_EOS50 */
#define WM8995_WSEQ_DELAY50_MASK 0x000F /* WSEQ_DELAY50 - [3:0] */
#define WM8995_WSEQ_DELAY50_SHIFT 0 /* WSEQ_DELAY50 - [3:0] */
#define WM8995_WSEQ_DELAY50_WIDTH 4 /* WSEQ_DELAY50 - [3:0] */
/*
* R12492 (0x30CC) - Write Sequencer 204
*/
#define WM8995_WSEQ_ADDR51_MASK 0x3FFF /* WSEQ_ADDR51 - [13:0] */
#define WM8995_WSEQ_ADDR51_SHIFT 0 /* WSEQ_ADDR51 - [13:0] */
#define WM8995_WSEQ_ADDR51_WIDTH 14 /* WSEQ_ADDR51 - [13:0] */
/*
* R12493 (0x30CD) - Write Sequencer 205
*/
#define WM8995_WSEQ_DATA51_MASK 0x00FF /* WSEQ_DATA51 - [7:0] */
#define WM8995_WSEQ_DATA51_SHIFT 0 /* WSEQ_DATA51 - [7:0] */
#define WM8995_WSEQ_DATA51_WIDTH 8 /* WSEQ_DATA51 - [7:0] */
/*
* R12494 (0x30CE) - Write Sequencer 206
*/
#define WM8995_WSEQ_DATA_WIDTH51_MASK 0x0700 /* WSEQ_DATA_WIDTH51 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH51_SHIFT 8 /* WSEQ_DATA_WIDTH51 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH51_WIDTH 3 /* WSEQ_DATA_WIDTH51 - [10:8] */
#define WM8995_WSEQ_DATA_START51_MASK 0x000F /* WSEQ_DATA_START51 - [3:0] */
#define WM8995_WSEQ_DATA_START51_SHIFT 0 /* WSEQ_DATA_START51 - [3:0] */
#define WM8995_WSEQ_DATA_START51_WIDTH 4 /* WSEQ_DATA_START51 - [3:0] */
/*
* R12495 (0x30CF) - Write Sequencer 207
*/
#define WM8995_WSEQ_EOS51 0x0100 /* WSEQ_EOS51 */
#define WM8995_WSEQ_EOS51_MASK 0x0100 /* WSEQ_EOS51 */
#define WM8995_WSEQ_EOS51_SHIFT 8 /* WSEQ_EOS51 */
#define WM8995_WSEQ_EOS51_WIDTH 1 /* WSEQ_EOS51 */
#define WM8995_WSEQ_DELAY51_MASK 0x000F /* WSEQ_DELAY51 - [3:0] */
#define WM8995_WSEQ_DELAY51_SHIFT 0 /* WSEQ_DELAY51 - [3:0] */
#define WM8995_WSEQ_DELAY51_WIDTH 4 /* WSEQ_DELAY51 - [3:0] */
/*
* R12496 (0x30D0) - Write Sequencer 208
*/
#define WM8995_WSEQ_ADDR52_MASK 0x3FFF /* WSEQ_ADDR52 - [13:0] */
#define WM8995_WSEQ_ADDR52_SHIFT 0 /* WSEQ_ADDR52 - [13:0] */
#define WM8995_WSEQ_ADDR52_WIDTH 14 /* WSEQ_ADDR52 - [13:0] */
/*
* R12497 (0x30D1) - Write Sequencer 209
*/
#define WM8995_WSEQ_DATA52_MASK 0x00FF /* WSEQ_DATA52 - [7:0] */
#define WM8995_WSEQ_DATA52_SHIFT 0 /* WSEQ_DATA52 - [7:0] */
#define WM8995_WSEQ_DATA52_WIDTH 8 /* WSEQ_DATA52 - [7:0] */
/*
* R12498 (0x30D2) - Write Sequencer 210
*/
#define WM8995_WSEQ_DATA_WIDTH52_MASK 0x0700 /* WSEQ_DATA_WIDTH52 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH52_SHIFT 8 /* WSEQ_DATA_WIDTH52 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH52_WIDTH 3 /* WSEQ_DATA_WIDTH52 - [10:8] */
#define WM8995_WSEQ_DATA_START52_MASK 0x000F /* WSEQ_DATA_START52 - [3:0] */
#define WM8995_WSEQ_DATA_START52_SHIFT 0 /* WSEQ_DATA_START52 - [3:0] */
#define WM8995_WSEQ_DATA_START52_WIDTH 4 /* WSEQ_DATA_START52 - [3:0] */
/*
* R12499 (0x30D3) - Write Sequencer 211
*/
#define WM8995_WSEQ_EOS52 0x0100 /* WSEQ_EOS52 */
#define WM8995_WSEQ_EOS52_MASK 0x0100 /* WSEQ_EOS52 */
#define WM8995_WSEQ_EOS52_SHIFT 8 /* WSEQ_EOS52 */
#define WM8995_WSEQ_EOS52_WIDTH 1 /* WSEQ_EOS52 */
#define WM8995_WSEQ_DELAY52_MASK 0x000F /* WSEQ_DELAY52 - [3:0] */
#define WM8995_WSEQ_DELAY52_SHIFT 0 /* WSEQ_DELAY52 - [3:0] */
#define WM8995_WSEQ_DELAY52_WIDTH 4 /* WSEQ_DELAY52 - [3:0] */
/*
* R12500 (0x30D4) - Write Sequencer 212
*/
#define WM8995_WSEQ_ADDR53_MASK 0x3FFF /* WSEQ_ADDR53 - [13:0] */
#define WM8995_WSEQ_ADDR53_SHIFT 0 /* WSEQ_ADDR53 - [13:0] */
#define WM8995_WSEQ_ADDR53_WIDTH 14 /* WSEQ_ADDR53 - [13:0] */
/*
* R12501 (0x30D5) - Write Sequencer 213
*/
#define WM8995_WSEQ_DATA53_MASK 0x00FF /* WSEQ_DATA53 - [7:0] */
#define WM8995_WSEQ_DATA53_SHIFT 0 /* WSEQ_DATA53 - [7:0] */
#define WM8995_WSEQ_DATA53_WIDTH 8 /* WSEQ_DATA53 - [7:0] */
/*
* R12502 (0x30D6) - Write Sequencer 214
*/
#define WM8995_WSEQ_DATA_WIDTH53_MASK 0x0700 /* WSEQ_DATA_WIDTH53 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH53_SHIFT 8 /* WSEQ_DATA_WIDTH53 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH53_WIDTH 3 /* WSEQ_DATA_WIDTH53 - [10:8] */
#define WM8995_WSEQ_DATA_START53_MASK 0x000F /* WSEQ_DATA_START53 - [3:0] */
#define WM8995_WSEQ_DATA_START53_SHIFT 0 /* WSEQ_DATA_START53 - [3:0] */
#define WM8995_WSEQ_DATA_START53_WIDTH 4 /* WSEQ_DATA_START53 - [3:0] */
/*
* R12503 (0x30D7) - Write Sequencer 215
*/
#define WM8995_WSEQ_EOS53 0x0100 /* WSEQ_EOS53 */
#define WM8995_WSEQ_EOS53_MASK 0x0100 /* WSEQ_EOS53 */
#define WM8995_WSEQ_EOS53_SHIFT 8 /* WSEQ_EOS53 */
#define WM8995_WSEQ_EOS53_WIDTH 1 /* WSEQ_EOS53 */
#define WM8995_WSEQ_DELAY53_MASK 0x000F /* WSEQ_DELAY53 - [3:0] */
#define WM8995_WSEQ_DELAY53_SHIFT 0 /* WSEQ_DELAY53 - [3:0] */
#define WM8995_WSEQ_DELAY53_WIDTH 4 /* WSEQ_DELAY53 - [3:0] */
/*
* R12504 (0x30D8) - Write Sequencer 216
*/
#define WM8995_WSEQ_ADDR54_MASK 0x3FFF /* WSEQ_ADDR54 - [13:0] */
#define WM8995_WSEQ_ADDR54_SHIFT 0 /* WSEQ_ADDR54 - [13:0] */
#define WM8995_WSEQ_ADDR54_WIDTH 14 /* WSEQ_ADDR54 - [13:0] */
/*
* R12505 (0x30D9) - Write Sequencer 217
*/
#define WM8995_WSEQ_DATA54_MASK 0x00FF /* WSEQ_DATA54 - [7:0] */
#define WM8995_WSEQ_DATA54_SHIFT 0 /* WSEQ_DATA54 - [7:0] */
#define WM8995_WSEQ_DATA54_WIDTH 8 /* WSEQ_DATA54 - [7:0] */
/*
* R12506 (0x30DA) - Write Sequencer 218
*/
#define WM8995_WSEQ_DATA_WIDTH54_MASK 0x0700 /* WSEQ_DATA_WIDTH54 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH54_SHIFT 8 /* WSEQ_DATA_WIDTH54 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH54_WIDTH 3 /* WSEQ_DATA_WIDTH54 - [10:8] */
#define WM8995_WSEQ_DATA_START54_MASK 0x000F /* WSEQ_DATA_START54 - [3:0] */
#define WM8995_WSEQ_DATA_START54_SHIFT 0 /* WSEQ_DATA_START54 - [3:0] */
#define WM8995_WSEQ_DATA_START54_WIDTH 4 /* WSEQ_DATA_START54 - [3:0] */
/*
* R12507 (0x30DB) - Write Sequencer 219
*/
#define WM8995_WSEQ_EOS54 0x0100 /* WSEQ_EOS54 */
#define WM8995_WSEQ_EOS54_MASK 0x0100 /* WSEQ_EOS54 */
#define WM8995_WSEQ_EOS54_SHIFT 8 /* WSEQ_EOS54 */
#define WM8995_WSEQ_EOS54_WIDTH 1 /* WSEQ_EOS54 */
#define WM8995_WSEQ_DELAY54_MASK 0x000F /* WSEQ_DELAY54 - [3:0] */
#define WM8995_WSEQ_DELAY54_SHIFT 0 /* WSEQ_DELAY54 - [3:0] */
#define WM8995_WSEQ_DELAY54_WIDTH 4 /* WSEQ_DELAY54 - [3:0] */
/*
* R12508 (0x30DC) - Write Sequencer 220
*/
#define WM8995_WSEQ_ADDR55_MASK 0x3FFF /* WSEQ_ADDR55 - [13:0] */
#define WM8995_WSEQ_ADDR55_SHIFT 0 /* WSEQ_ADDR55 - [13:0] */
#define WM8995_WSEQ_ADDR55_WIDTH 14 /* WSEQ_ADDR55 - [13:0] */
/*
* R12509 (0x30DD) - Write Sequencer 221
*/
#define WM8995_WSEQ_DATA55_MASK 0x00FF /* WSEQ_DATA55 - [7:0] */
#define WM8995_WSEQ_DATA55_SHIFT 0 /* WSEQ_DATA55 - [7:0] */
#define WM8995_WSEQ_DATA55_WIDTH 8 /* WSEQ_DATA55 - [7:0] */
/*
* R12510 (0x30DE) - Write Sequencer 222
*/
#define WM8995_WSEQ_DATA_WIDTH55_MASK 0x0700 /* WSEQ_DATA_WIDTH55 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH55_SHIFT 8 /* WSEQ_DATA_WIDTH55 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH55_WIDTH 3 /* WSEQ_DATA_WIDTH55 - [10:8] */
#define WM8995_WSEQ_DATA_START55_MASK 0x000F /* WSEQ_DATA_START55 - [3:0] */
#define WM8995_WSEQ_DATA_START55_SHIFT 0 /* WSEQ_DATA_START55 - [3:0] */
#define WM8995_WSEQ_DATA_START55_WIDTH 4 /* WSEQ_DATA_START55 - [3:0] */
/*
* R12511 (0x30DF) - Write Sequencer 223
*/
#define WM8995_WSEQ_EOS55 0x0100 /* WSEQ_EOS55 */
#define WM8995_WSEQ_EOS55_MASK 0x0100 /* WSEQ_EOS55 */
#define WM8995_WSEQ_EOS55_SHIFT 8 /* WSEQ_EOS55 */
#define WM8995_WSEQ_EOS55_WIDTH 1 /* WSEQ_EOS55 */
#define WM8995_WSEQ_DELAY55_MASK 0x000F /* WSEQ_DELAY55 - [3:0] */
#define WM8995_WSEQ_DELAY55_SHIFT 0 /* WSEQ_DELAY55 - [3:0] */
#define WM8995_WSEQ_DELAY55_WIDTH 4 /* WSEQ_DELAY55 - [3:0] */
/*
* R12512 (0x30E0) - Write Sequencer 224
*/
#define WM8995_WSEQ_ADDR56_MASK 0x3FFF /* WSEQ_ADDR56 - [13:0] */
#define WM8995_WSEQ_ADDR56_SHIFT 0 /* WSEQ_ADDR56 - [13:0] */
#define WM8995_WSEQ_ADDR56_WIDTH 14 /* WSEQ_ADDR56 - [13:0] */
/*
* R12513 (0x30E1) - Write Sequencer 225
*/
#define WM8995_WSEQ_DATA56_MASK 0x00FF /* WSEQ_DATA56 - [7:0] */
#define WM8995_WSEQ_DATA56_SHIFT 0 /* WSEQ_DATA56 - [7:0] */
#define WM8995_WSEQ_DATA56_WIDTH 8 /* WSEQ_DATA56 - [7:0] */
/*
* R12514 (0x30E2) - Write Sequencer 226
*/
#define WM8995_WSEQ_DATA_WIDTH56_MASK 0x0700 /* WSEQ_DATA_WIDTH56 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH56_SHIFT 8 /* WSEQ_DATA_WIDTH56 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH56_WIDTH 3 /* WSEQ_DATA_WIDTH56 - [10:8] */
#define WM8995_WSEQ_DATA_START56_MASK 0x000F /* WSEQ_DATA_START56 - [3:0] */
#define WM8995_WSEQ_DATA_START56_SHIFT 0 /* WSEQ_DATA_START56 - [3:0] */
#define WM8995_WSEQ_DATA_START56_WIDTH 4 /* WSEQ_DATA_START56 - [3:0] */
/*
* R12515 (0x30E3) - Write Sequencer 227
*/
#define WM8995_WSEQ_EOS56 0x0100 /* WSEQ_EOS56 */
#define WM8995_WSEQ_EOS56_MASK 0x0100 /* WSEQ_EOS56 */
#define WM8995_WSEQ_EOS56_SHIFT 8 /* WSEQ_EOS56 */
#define WM8995_WSEQ_EOS56_WIDTH 1 /* WSEQ_EOS56 */
#define WM8995_WSEQ_DELAY56_MASK 0x000F /* WSEQ_DELAY56 - [3:0] */
#define WM8995_WSEQ_DELAY56_SHIFT 0 /* WSEQ_DELAY56 - [3:0] */
#define WM8995_WSEQ_DELAY56_WIDTH 4 /* WSEQ_DELAY56 - [3:0] */
/*
* R12516 (0x30E4) - Write Sequencer 228
*/
#define WM8995_WSEQ_ADDR57_MASK 0x3FFF /* WSEQ_ADDR57 - [13:0] */
#define WM8995_WSEQ_ADDR57_SHIFT 0 /* WSEQ_ADDR57 - [13:0] */
#define WM8995_WSEQ_ADDR57_WIDTH 14 /* WSEQ_ADDR57 - [13:0] */
/*
* R12517 (0x30E5) - Write Sequencer 229
*/
#define WM8995_WSEQ_DATA57_MASK 0x00FF /* WSEQ_DATA57 - [7:0] */
#define WM8995_WSEQ_DATA57_SHIFT 0 /* WSEQ_DATA57 - [7:0] */
#define WM8995_WSEQ_DATA57_WIDTH 8 /* WSEQ_DATA57 - [7:0] */
/*
* R12518 (0x30E6) - Write Sequencer 230
*/
#define WM8995_WSEQ_DATA_WIDTH57_MASK 0x0700 /* WSEQ_DATA_WIDTH57 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH57_SHIFT 8 /* WSEQ_DATA_WIDTH57 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH57_WIDTH 3 /* WSEQ_DATA_WIDTH57 - [10:8] */
#define WM8995_WSEQ_DATA_START57_MASK 0x000F /* WSEQ_DATA_START57 - [3:0] */
#define WM8995_WSEQ_DATA_START57_SHIFT 0 /* WSEQ_DATA_START57 - [3:0] */
#define WM8995_WSEQ_DATA_START57_WIDTH 4 /* WSEQ_DATA_START57 - [3:0] */
/*
* R12519 (0x30E7) - Write Sequencer 231
*/
#define WM8995_WSEQ_EOS57 0x0100 /* WSEQ_EOS57 */
#define WM8995_WSEQ_EOS57_MASK 0x0100 /* WSEQ_EOS57 */
#define WM8995_WSEQ_EOS57_SHIFT 8 /* WSEQ_EOS57 */
#define WM8995_WSEQ_EOS57_WIDTH 1 /* WSEQ_EOS57 */
#define WM8995_WSEQ_DELAY57_MASK 0x000F /* WSEQ_DELAY57 - [3:0] */
#define WM8995_WSEQ_DELAY57_SHIFT 0 /* WSEQ_DELAY57 - [3:0] */
#define WM8995_WSEQ_DELAY57_WIDTH 4 /* WSEQ_DELAY57 - [3:0] */
/*
* R12520 (0x30E8) - Write Sequencer 232
*/
#define WM8995_WSEQ_ADDR58_MASK 0x3FFF /* WSEQ_ADDR58 - [13:0] */
#define WM8995_WSEQ_ADDR58_SHIFT 0 /* WSEQ_ADDR58 - [13:0] */
#define WM8995_WSEQ_ADDR58_WIDTH 14 /* WSEQ_ADDR58 - [13:0] */
/*
* R12521 (0x30E9) - Write Sequencer 233
*/
#define WM8995_WSEQ_DATA58_MASK 0x00FF /* WSEQ_DATA58 - [7:0] */
#define WM8995_WSEQ_DATA58_SHIFT 0 /* WSEQ_DATA58 - [7:0] */
#define WM8995_WSEQ_DATA58_WIDTH 8 /* WSEQ_DATA58 - [7:0] */
/*
* R12522 (0x30EA) - Write Sequencer 234
*/
#define WM8995_WSEQ_DATA_WIDTH58_MASK 0x0700 /* WSEQ_DATA_WIDTH58 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH58_SHIFT 8 /* WSEQ_DATA_WIDTH58 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH58_WIDTH 3 /* WSEQ_DATA_WIDTH58 - [10:8] */
#define WM8995_WSEQ_DATA_START58_MASK 0x000F /* WSEQ_DATA_START58 - [3:0] */
#define WM8995_WSEQ_DATA_START58_SHIFT 0 /* WSEQ_DATA_START58 - [3:0] */
#define WM8995_WSEQ_DATA_START58_WIDTH 4 /* WSEQ_DATA_START58 - [3:0] */
/*
* R12523 (0x30EB) - Write Sequencer 235
*/
#define WM8995_WSEQ_EOS58 0x0100 /* WSEQ_EOS58 */
#define WM8995_WSEQ_EOS58_MASK 0x0100 /* WSEQ_EOS58 */
#define WM8995_WSEQ_EOS58_SHIFT 8 /* WSEQ_EOS58 */
#define WM8995_WSEQ_EOS58_WIDTH 1 /* WSEQ_EOS58 */
#define WM8995_WSEQ_DELAY58_MASK 0x000F /* WSEQ_DELAY58 - [3:0] */
#define WM8995_WSEQ_DELAY58_SHIFT 0 /* WSEQ_DELAY58 - [3:0] */
#define WM8995_WSEQ_DELAY58_WIDTH 4 /* WSEQ_DELAY58 - [3:0] */
/*
* R12524 (0x30EC) - Write Sequencer 236
*/
#define WM8995_WSEQ_ADDR59_MASK 0x3FFF /* WSEQ_ADDR59 - [13:0] */
#define WM8995_WSEQ_ADDR59_SHIFT 0 /* WSEQ_ADDR59 - [13:0] */
#define WM8995_WSEQ_ADDR59_WIDTH 14 /* WSEQ_ADDR59 - [13:0] */
/*
* R12525 (0x30ED) - Write Sequencer 237
*/
#define WM8995_WSEQ_DATA59_MASK 0x00FF /* WSEQ_DATA59 - [7:0] */
#define WM8995_WSEQ_DATA59_SHIFT 0 /* WSEQ_DATA59 - [7:0] */
#define WM8995_WSEQ_DATA59_WIDTH 8 /* WSEQ_DATA59 - [7:0] */
/*
* R12526 (0x30EE) - Write Sequencer 238
*/
#define WM8995_WSEQ_DATA_WIDTH59_MASK 0x0700 /* WSEQ_DATA_WIDTH59 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH59_SHIFT 8 /* WSEQ_DATA_WIDTH59 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH59_WIDTH 3 /* WSEQ_DATA_WIDTH59 - [10:8] */
#define WM8995_WSEQ_DATA_START59_MASK 0x000F /* WSEQ_DATA_START59 - [3:0] */
#define WM8995_WSEQ_DATA_START59_SHIFT 0 /* WSEQ_DATA_START59 - [3:0] */
#define WM8995_WSEQ_DATA_START59_WIDTH 4 /* WSEQ_DATA_START59 - [3:0] */
/*
* R12527 (0x30EF) - Write Sequencer 239
*/
#define WM8995_WSEQ_EOS59 0x0100 /* WSEQ_EOS59 */
#define WM8995_WSEQ_EOS59_MASK 0x0100 /* WSEQ_EOS59 */
#define WM8995_WSEQ_EOS59_SHIFT 8 /* WSEQ_EOS59 */
#define WM8995_WSEQ_EOS59_WIDTH 1 /* WSEQ_EOS59 */
#define WM8995_WSEQ_DELAY59_MASK 0x000F /* WSEQ_DELAY59 - [3:0] */
#define WM8995_WSEQ_DELAY59_SHIFT 0 /* WSEQ_DELAY59 - [3:0] */
#define WM8995_WSEQ_DELAY59_WIDTH 4 /* WSEQ_DELAY59 - [3:0] */
/*
* R12528 (0x30F0) - Write Sequencer 240
*/
#define WM8995_WSEQ_ADDR60_MASK 0x3FFF /* WSEQ_ADDR60 - [13:0] */
#define WM8995_WSEQ_ADDR60_SHIFT 0 /* WSEQ_ADDR60 - [13:0] */
#define WM8995_WSEQ_ADDR60_WIDTH 14 /* WSEQ_ADDR60 - [13:0] */
/*
* R12529 (0x30F1) - Write Sequencer 241
*/
#define WM8995_WSEQ_DATA60_MASK 0x00FF /* WSEQ_DATA60 - [7:0] */
#define WM8995_WSEQ_DATA60_SHIFT 0 /* WSEQ_DATA60 - [7:0] */
#define WM8995_WSEQ_DATA60_WIDTH 8 /* WSEQ_DATA60 - [7:0] */
/*
* R12530 (0x30F2) - Write Sequencer 242
*/
#define WM8995_WSEQ_DATA_WIDTH60_MASK 0x0700 /* WSEQ_DATA_WIDTH60 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH60_SHIFT 8 /* WSEQ_DATA_WIDTH60 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH60_WIDTH 3 /* WSEQ_DATA_WIDTH60 - [10:8] */
#define WM8995_WSEQ_DATA_START60_MASK 0x000F /* WSEQ_DATA_START60 - [3:0] */
#define WM8995_WSEQ_DATA_START60_SHIFT 0 /* WSEQ_DATA_START60 - [3:0] */
#define WM8995_WSEQ_DATA_START60_WIDTH 4 /* WSEQ_DATA_START60 - [3:0] */
/*
* R12531 (0x30F3) - Write Sequencer 243
*/
#define WM8995_WSEQ_EOS60 0x0100 /* WSEQ_EOS60 */
#define WM8995_WSEQ_EOS60_MASK 0x0100 /* WSEQ_EOS60 */
#define WM8995_WSEQ_EOS60_SHIFT 8 /* WSEQ_EOS60 */
#define WM8995_WSEQ_EOS60_WIDTH 1 /* WSEQ_EOS60 */
#define WM8995_WSEQ_DELAY60_MASK 0x000F /* WSEQ_DELAY60 - [3:0] */
#define WM8995_WSEQ_DELAY60_SHIFT 0 /* WSEQ_DELAY60 - [3:0] */
#define WM8995_WSEQ_DELAY60_WIDTH 4 /* WSEQ_DELAY60 - [3:0] */
/*
* R12532 (0x30F4) - Write Sequencer 244
*/
#define WM8995_WSEQ_ADDR61_MASK 0x3FFF /* WSEQ_ADDR61 - [13:0] */
#define WM8995_WSEQ_ADDR61_SHIFT 0 /* WSEQ_ADDR61 - [13:0] */
#define WM8995_WSEQ_ADDR61_WIDTH 14 /* WSEQ_ADDR61 - [13:0] */
/*
* R12533 (0x30F5) - Write Sequencer 245
*/
#define WM8995_WSEQ_DATA61_MASK 0x00FF /* WSEQ_DATA61 - [7:0] */
#define WM8995_WSEQ_DATA61_SHIFT 0 /* WSEQ_DATA61 - [7:0] */
#define WM8995_WSEQ_DATA61_WIDTH 8 /* WSEQ_DATA61 - [7:0] */
/*
* R12534 (0x30F6) - Write Sequencer 246
*/
#define WM8995_WSEQ_DATA_WIDTH61_MASK 0x0700 /* WSEQ_DATA_WIDTH61 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH61_SHIFT 8 /* WSEQ_DATA_WIDTH61 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH61_WIDTH 3 /* WSEQ_DATA_WIDTH61 - [10:8] */
#define WM8995_WSEQ_DATA_START61_MASK 0x000F /* WSEQ_DATA_START61 - [3:0] */
#define WM8995_WSEQ_DATA_START61_SHIFT 0 /* WSEQ_DATA_START61 - [3:0] */
#define WM8995_WSEQ_DATA_START61_WIDTH 4 /* WSEQ_DATA_START61 - [3:0] */
/*
* R12535 (0x30F7) - Write Sequencer 247
*/
#define WM8995_WSEQ_EOS61 0x0100 /* WSEQ_EOS61 */
#define WM8995_WSEQ_EOS61_MASK 0x0100 /* WSEQ_EOS61 */
#define WM8995_WSEQ_EOS61_SHIFT 8 /* WSEQ_EOS61 */
#define WM8995_WSEQ_EOS61_WIDTH 1 /* WSEQ_EOS61 */
#define WM8995_WSEQ_DELAY61_MASK 0x000F /* WSEQ_DELAY61 - [3:0] */
#define WM8995_WSEQ_DELAY61_SHIFT 0 /* WSEQ_DELAY61 - [3:0] */
#define WM8995_WSEQ_DELAY61_WIDTH 4 /* WSEQ_DELAY61 - [3:0] */
/*
* R12536 (0x30F8) - Write Sequencer 248
*/
#define WM8995_WSEQ_ADDR62_MASK 0x3FFF /* WSEQ_ADDR62 - [13:0] */
#define WM8995_WSEQ_ADDR62_SHIFT 0 /* WSEQ_ADDR62 - [13:0] */
#define WM8995_WSEQ_ADDR62_WIDTH 14 /* WSEQ_ADDR62 - [13:0] */
/*
* R12537 (0x30F9) - Write Sequencer 249
*/
#define WM8995_WSEQ_DATA62_MASK 0x00FF /* WSEQ_DATA62 - [7:0] */
#define WM8995_WSEQ_DATA62_SHIFT 0 /* WSEQ_DATA62 - [7:0] */
#define WM8995_WSEQ_DATA62_WIDTH 8 /* WSEQ_DATA62 - [7:0] */
/*
* R12538 (0x30FA) - Write Sequencer 250
*/
#define WM8995_WSEQ_DATA_WIDTH62_MASK 0x0700 /* WSEQ_DATA_WIDTH62 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH62_SHIFT 8 /* WSEQ_DATA_WIDTH62 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH62_WIDTH 3 /* WSEQ_DATA_WIDTH62 - [10:8] */
#define WM8995_WSEQ_DATA_START62_MASK 0x000F /* WSEQ_DATA_START62 - [3:0] */
#define WM8995_WSEQ_DATA_START62_SHIFT 0 /* WSEQ_DATA_START62 - [3:0] */
#define WM8995_WSEQ_DATA_START62_WIDTH 4 /* WSEQ_DATA_START62 - [3:0] */
/*
* R12539 (0x30FB) - Write Sequencer 251
*/
#define WM8995_WSEQ_EOS62 0x0100 /* WSEQ_EOS62 */
#define WM8995_WSEQ_EOS62_MASK 0x0100 /* WSEQ_EOS62 */
#define WM8995_WSEQ_EOS62_SHIFT 8 /* WSEQ_EOS62 */
#define WM8995_WSEQ_EOS62_WIDTH 1 /* WSEQ_EOS62 */
#define WM8995_WSEQ_DELAY62_MASK 0x000F /* WSEQ_DELAY62 - [3:0] */
#define WM8995_WSEQ_DELAY62_SHIFT 0 /* WSEQ_DELAY62 - [3:0] */
#define WM8995_WSEQ_DELAY62_WIDTH 4 /* WSEQ_DELAY62 - [3:0] */
/*
* R12540 (0x30FC) - Write Sequencer 252
*/
#define WM8995_WSEQ_ADDR63_MASK 0x3FFF /* WSEQ_ADDR63 - [13:0] */
#define WM8995_WSEQ_ADDR63_SHIFT 0 /* WSEQ_ADDR63 - [13:0] */
#define WM8995_WSEQ_ADDR63_WIDTH 14 /* WSEQ_ADDR63 - [13:0] */
/*
* R12541 (0x30FD) - Write Sequencer 253
*/
#define WM8995_WSEQ_DATA63_MASK 0x00FF /* WSEQ_DATA63 - [7:0] */
#define WM8995_WSEQ_DATA63_SHIFT 0 /* WSEQ_DATA63 - [7:0] */
#define WM8995_WSEQ_DATA63_WIDTH 8 /* WSEQ_DATA63 - [7:0] */
/*
* R12542 (0x30FE) - Write Sequencer 254
*/
#define WM8995_WSEQ_DATA_WIDTH63_MASK 0x0700 /* WSEQ_DATA_WIDTH63 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH63_SHIFT 8 /* WSEQ_DATA_WIDTH63 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH63_WIDTH 3 /* WSEQ_DATA_WIDTH63 - [10:8] */
#define WM8995_WSEQ_DATA_START63_MASK 0x000F /* WSEQ_DATA_START63 - [3:0] */
#define WM8995_WSEQ_DATA_START63_SHIFT 0 /* WSEQ_DATA_START63 - [3:0] */
#define WM8995_WSEQ_DATA_START63_WIDTH 4 /* WSEQ_DATA_START63 - [3:0] */
/*
* R12543 (0x30FF) - Write Sequencer 255
*/
#define WM8995_WSEQ_EOS63 0x0100 /* WSEQ_EOS63 */
#define WM8995_WSEQ_EOS63_MASK 0x0100 /* WSEQ_EOS63 */
#define WM8995_WSEQ_EOS63_SHIFT 8 /* WSEQ_EOS63 */
#define WM8995_WSEQ_EOS63_WIDTH 1 /* WSEQ_EOS63 */
#define WM8995_WSEQ_DELAY63_MASK 0x000F /* WSEQ_DELAY63 - [3:0] */
#define WM8995_WSEQ_DELAY63_SHIFT 0 /* WSEQ_DELAY63 - [3:0] */
#define WM8995_WSEQ_DELAY63_WIDTH 4 /* WSEQ_DELAY63 - [3:0] */
/*
* R12544 (0x3100) - Write Sequencer 256
*/
#define WM8995_WSEQ_ADDR64_MASK 0x3FFF /* WSEQ_ADDR64 - [13:0] */
#define WM8995_WSEQ_ADDR64_SHIFT 0 /* WSEQ_ADDR64 - [13:0] */
#define WM8995_WSEQ_ADDR64_WIDTH 14 /* WSEQ_ADDR64 - [13:0] */
/*
* R12545 (0x3101) - Write Sequencer 257
*/
#define WM8995_WSEQ_DATA64_MASK 0x00FF /* WSEQ_DATA64 - [7:0] */
#define WM8995_WSEQ_DATA64_SHIFT 0 /* WSEQ_DATA64 - [7:0] */
#define WM8995_WSEQ_DATA64_WIDTH 8 /* WSEQ_DATA64 - [7:0] */
/*
* R12546 (0x3102) - Write Sequencer 258
*/
#define WM8995_WSEQ_DATA_WIDTH64_MASK 0x0700 /* WSEQ_DATA_WIDTH64 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH64_SHIFT 8 /* WSEQ_DATA_WIDTH64 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH64_WIDTH 3 /* WSEQ_DATA_WIDTH64 - [10:8] */
#define WM8995_WSEQ_DATA_START64_MASK 0x000F /* WSEQ_DATA_START64 - [3:0] */
#define WM8995_WSEQ_DATA_START64_SHIFT 0 /* WSEQ_DATA_START64 - [3:0] */
#define WM8995_WSEQ_DATA_START64_WIDTH 4 /* WSEQ_DATA_START64 - [3:0] */
/*
* R12547 (0x3103) - Write Sequencer 259
*/
#define WM8995_WSEQ_EOS64 0x0100 /* WSEQ_EOS64 */
#define WM8995_WSEQ_EOS64_MASK 0x0100 /* WSEQ_EOS64 */
#define WM8995_WSEQ_EOS64_SHIFT 8 /* WSEQ_EOS64 */
#define WM8995_WSEQ_EOS64_WIDTH 1 /* WSEQ_EOS64 */
#define WM8995_WSEQ_DELAY64_MASK 0x000F /* WSEQ_DELAY64 - [3:0] */
#define WM8995_WSEQ_DELAY64_SHIFT 0 /* WSEQ_DELAY64 - [3:0] */
#define WM8995_WSEQ_DELAY64_WIDTH 4 /* WSEQ_DELAY64 - [3:0] */
/*
* R12548 (0x3104) - Write Sequencer 260
*/
#define WM8995_WSEQ_ADDR65_MASK 0x3FFF /* WSEQ_ADDR65 - [13:0] */
#define WM8995_WSEQ_ADDR65_SHIFT 0 /* WSEQ_ADDR65 - [13:0] */
#define WM8995_WSEQ_ADDR65_WIDTH 14 /* WSEQ_ADDR65 - [13:0] */
/*
* R12549 (0x3105) - Write Sequencer 261
*/
#define WM8995_WSEQ_DATA65_MASK 0x00FF /* WSEQ_DATA65 - [7:0] */
#define WM8995_WSEQ_DATA65_SHIFT 0 /* WSEQ_DATA65 - [7:0] */
#define WM8995_WSEQ_DATA65_WIDTH 8 /* WSEQ_DATA65 - [7:0] */
/*
* R12550 (0x3106) - Write Sequencer 262
*/
#define WM8995_WSEQ_DATA_WIDTH65_MASK 0x0700 /* WSEQ_DATA_WIDTH65 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH65_SHIFT 8 /* WSEQ_DATA_WIDTH65 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH65_WIDTH 3 /* WSEQ_DATA_WIDTH65 - [10:8] */
#define WM8995_WSEQ_DATA_START65_MASK 0x000F /* WSEQ_DATA_START65 - [3:0] */
#define WM8995_WSEQ_DATA_START65_SHIFT 0 /* WSEQ_DATA_START65 - [3:0] */
#define WM8995_WSEQ_DATA_START65_WIDTH 4 /* WSEQ_DATA_START65 - [3:0] */
/*
* R12551 (0x3107) - Write Sequencer 263
*/
#define WM8995_WSEQ_EOS65 0x0100 /* WSEQ_EOS65 */
#define WM8995_WSEQ_EOS65_MASK 0x0100 /* WSEQ_EOS65 */
#define WM8995_WSEQ_EOS65_SHIFT 8 /* WSEQ_EOS65 */
#define WM8995_WSEQ_EOS65_WIDTH 1 /* WSEQ_EOS65 */
#define WM8995_WSEQ_DELAY65_MASK 0x000F /* WSEQ_DELAY65 - [3:0] */
#define WM8995_WSEQ_DELAY65_SHIFT 0 /* WSEQ_DELAY65 - [3:0] */
#define WM8995_WSEQ_DELAY65_WIDTH 4 /* WSEQ_DELAY65 - [3:0] */
/*
* R12552 (0x3108) - Write Sequencer 264
*/
#define WM8995_WSEQ_ADDR66_MASK 0x3FFF /* WSEQ_ADDR66 - [13:0] */
#define WM8995_WSEQ_ADDR66_SHIFT 0 /* WSEQ_ADDR66 - [13:0] */
#define WM8995_WSEQ_ADDR66_WIDTH 14 /* WSEQ_ADDR66 - [13:0] */
/*
* R12553 (0x3109) - Write Sequencer 265
*/
#define WM8995_WSEQ_DATA66_MASK 0x00FF /* WSEQ_DATA66 - [7:0] */
#define WM8995_WSEQ_DATA66_SHIFT 0 /* WSEQ_DATA66 - [7:0] */
#define WM8995_WSEQ_DATA66_WIDTH 8 /* WSEQ_DATA66 - [7:0] */
/*
* R12554 (0x310A) - Write Sequencer 266
*/
#define WM8995_WSEQ_DATA_WIDTH66_MASK 0x0700 /* WSEQ_DATA_WIDTH66 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH66_SHIFT 8 /* WSEQ_DATA_WIDTH66 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH66_WIDTH 3 /* WSEQ_DATA_WIDTH66 - [10:8] */
#define WM8995_WSEQ_DATA_START66_MASK 0x000F /* WSEQ_DATA_START66 - [3:0] */
#define WM8995_WSEQ_DATA_START66_SHIFT 0 /* WSEQ_DATA_START66 - [3:0] */
#define WM8995_WSEQ_DATA_START66_WIDTH 4 /* WSEQ_DATA_START66 - [3:0] */
/*
* R12555 (0x310B) - Write Sequencer 267
*/
#define WM8995_WSEQ_EOS66 0x0100 /* WSEQ_EOS66 */
#define WM8995_WSEQ_EOS66_MASK 0x0100 /* WSEQ_EOS66 */
#define WM8995_WSEQ_EOS66_SHIFT 8 /* WSEQ_EOS66 */
#define WM8995_WSEQ_EOS66_WIDTH 1 /* WSEQ_EOS66 */
#define WM8995_WSEQ_DELAY66_MASK 0x000F /* WSEQ_DELAY66 - [3:0] */
#define WM8995_WSEQ_DELAY66_SHIFT 0 /* WSEQ_DELAY66 - [3:0] */
#define WM8995_WSEQ_DELAY66_WIDTH 4 /* WSEQ_DELAY66 - [3:0] */
/*
* R12556 (0x310C) - Write Sequencer 268
*/
#define WM8995_WSEQ_ADDR67_MASK 0x3FFF /* WSEQ_ADDR67 - [13:0] */
#define WM8995_WSEQ_ADDR67_SHIFT 0 /* WSEQ_ADDR67 - [13:0] */
#define WM8995_WSEQ_ADDR67_WIDTH 14 /* WSEQ_ADDR67 - [13:0] */
/*
* R12557 (0x310D) - Write Sequencer 269
*/
#define WM8995_WSEQ_DATA67_MASK 0x00FF /* WSEQ_DATA67 - [7:0] */
#define WM8995_WSEQ_DATA67_SHIFT 0 /* WSEQ_DATA67 - [7:0] */
#define WM8995_WSEQ_DATA67_WIDTH 8 /* WSEQ_DATA67 - [7:0] */
/*
* R12558 (0x310E) - Write Sequencer 270
*/
#define WM8995_WSEQ_DATA_WIDTH67_MASK 0x0700 /* WSEQ_DATA_WIDTH67 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH67_SHIFT 8 /* WSEQ_DATA_WIDTH67 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH67_WIDTH 3 /* WSEQ_DATA_WIDTH67 - [10:8] */
#define WM8995_WSEQ_DATA_START67_MASK 0x000F /* WSEQ_DATA_START67 - [3:0] */
#define WM8995_WSEQ_DATA_START67_SHIFT 0 /* WSEQ_DATA_START67 - [3:0] */
#define WM8995_WSEQ_DATA_START67_WIDTH 4 /* WSEQ_DATA_START67 - [3:0] */
/*
* R12559 (0x310F) - Write Sequencer 271
*/
#define WM8995_WSEQ_EOS67 0x0100 /* WSEQ_EOS67 */
#define WM8995_WSEQ_EOS67_MASK 0x0100 /* WSEQ_EOS67 */
#define WM8995_WSEQ_EOS67_SHIFT 8 /* WSEQ_EOS67 */
#define WM8995_WSEQ_EOS67_WIDTH 1 /* WSEQ_EOS67 */
#define WM8995_WSEQ_DELAY67_MASK 0x000F /* WSEQ_DELAY67 - [3:0] */
#define WM8995_WSEQ_DELAY67_SHIFT 0 /* WSEQ_DELAY67 - [3:0] */
#define WM8995_WSEQ_DELAY67_WIDTH 4 /* WSEQ_DELAY67 - [3:0] */
/*
* R12560 (0x3110) - Write Sequencer 272
*/
#define WM8995_WSEQ_ADDR68_MASK 0x3FFF /* WSEQ_ADDR68 - [13:0] */
#define WM8995_WSEQ_ADDR68_SHIFT 0 /* WSEQ_ADDR68 - [13:0] */
#define WM8995_WSEQ_ADDR68_WIDTH 14 /* WSEQ_ADDR68 - [13:0] */
/*
* R12561 (0x3111) - Write Sequencer 273
*/
#define WM8995_WSEQ_DATA68_MASK 0x00FF /* WSEQ_DATA68 - [7:0] */
#define WM8995_WSEQ_DATA68_SHIFT 0 /* WSEQ_DATA68 - [7:0] */
#define WM8995_WSEQ_DATA68_WIDTH 8 /* WSEQ_DATA68 - [7:0] */
/*
* R12562 (0x3112) - Write Sequencer 274
*/
#define WM8995_WSEQ_DATA_WIDTH68_MASK 0x0700 /* WSEQ_DATA_WIDTH68 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH68_SHIFT 8 /* WSEQ_DATA_WIDTH68 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH68_WIDTH 3 /* WSEQ_DATA_WIDTH68 - [10:8] */
#define WM8995_WSEQ_DATA_START68_MASK 0x000F /* WSEQ_DATA_START68 - [3:0] */
#define WM8995_WSEQ_DATA_START68_SHIFT 0 /* WSEQ_DATA_START68 - [3:0] */
#define WM8995_WSEQ_DATA_START68_WIDTH 4 /* WSEQ_DATA_START68 - [3:0] */
/*
* R12563 (0x3113) - Write Sequencer 275
*/
#define WM8995_WSEQ_EOS68 0x0100 /* WSEQ_EOS68 */
#define WM8995_WSEQ_EOS68_MASK 0x0100 /* WSEQ_EOS68 */
#define WM8995_WSEQ_EOS68_SHIFT 8 /* WSEQ_EOS68 */
#define WM8995_WSEQ_EOS68_WIDTH 1 /* WSEQ_EOS68 */
#define WM8995_WSEQ_DELAY68_MASK 0x000F /* WSEQ_DELAY68 - [3:0] */
#define WM8995_WSEQ_DELAY68_SHIFT 0 /* WSEQ_DELAY68 - [3:0] */
#define WM8995_WSEQ_DELAY68_WIDTH 4 /* WSEQ_DELAY68 - [3:0] */
/*
* R12564 (0x3114) - Write Sequencer 276
*/
#define WM8995_WSEQ_ADDR69_MASK 0x3FFF /* WSEQ_ADDR69 - [13:0] */
#define WM8995_WSEQ_ADDR69_SHIFT 0 /* WSEQ_ADDR69 - [13:0] */
#define WM8995_WSEQ_ADDR69_WIDTH 14 /* WSEQ_ADDR69 - [13:0] */
/*
* R12565 (0x3115) - Write Sequencer 277
*/
#define WM8995_WSEQ_DATA69_MASK 0x00FF /* WSEQ_DATA69 - [7:0] */
#define WM8995_WSEQ_DATA69_SHIFT 0 /* WSEQ_DATA69 - [7:0] */
#define WM8995_WSEQ_DATA69_WIDTH 8 /* WSEQ_DATA69 - [7:0] */
/*
* R12566 (0x3116) - Write Sequencer 278
*/
#define WM8995_WSEQ_DATA_WIDTH69_MASK 0x0700 /* WSEQ_DATA_WIDTH69 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH69_SHIFT 8 /* WSEQ_DATA_WIDTH69 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH69_WIDTH 3 /* WSEQ_DATA_WIDTH69 - [10:8] */
#define WM8995_WSEQ_DATA_START69_MASK 0x000F /* WSEQ_DATA_START69 - [3:0] */
#define WM8995_WSEQ_DATA_START69_SHIFT 0 /* WSEQ_DATA_START69 - [3:0] */
#define WM8995_WSEQ_DATA_START69_WIDTH 4 /* WSEQ_DATA_START69 - [3:0] */
/*
* R12567 (0x3117) - Write Sequencer 279
*/
#define WM8995_WSEQ_EOS69 0x0100 /* WSEQ_EOS69 */
#define WM8995_WSEQ_EOS69_MASK 0x0100 /* WSEQ_EOS69 */
#define WM8995_WSEQ_EOS69_SHIFT 8 /* WSEQ_EOS69 */
#define WM8995_WSEQ_EOS69_WIDTH 1 /* WSEQ_EOS69 */
#define WM8995_WSEQ_DELAY69_MASK 0x000F /* WSEQ_DELAY69 - [3:0] */
#define WM8995_WSEQ_DELAY69_SHIFT 0 /* WSEQ_DELAY69 - [3:0] */
#define WM8995_WSEQ_DELAY69_WIDTH 4 /* WSEQ_DELAY69 - [3:0] */
/*
* R12568 (0x3118) - Write Sequencer 280
*/
#define WM8995_WSEQ_ADDR70_MASK 0x3FFF /* WSEQ_ADDR70 - [13:0] */
#define WM8995_WSEQ_ADDR70_SHIFT 0 /* WSEQ_ADDR70 - [13:0] */
#define WM8995_WSEQ_ADDR70_WIDTH 14 /* WSEQ_ADDR70 - [13:0] */
/*
* R12569 (0x3119) - Write Sequencer 281
*/
#define WM8995_WSEQ_DATA70_MASK 0x00FF /* WSEQ_DATA70 - [7:0] */
#define WM8995_WSEQ_DATA70_SHIFT 0 /* WSEQ_DATA70 - [7:0] */
#define WM8995_WSEQ_DATA70_WIDTH 8 /* WSEQ_DATA70 - [7:0] */
/*
* R12570 (0x311A) - Write Sequencer 282
*/
#define WM8995_WSEQ_DATA_WIDTH70_MASK 0x0700 /* WSEQ_DATA_WIDTH70 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH70_SHIFT 8 /* WSEQ_DATA_WIDTH70 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH70_WIDTH 3 /* WSEQ_DATA_WIDTH70 - [10:8] */
#define WM8995_WSEQ_DATA_START70_MASK 0x000F /* WSEQ_DATA_START70 - [3:0] */
#define WM8995_WSEQ_DATA_START70_SHIFT 0 /* WSEQ_DATA_START70 - [3:0] */
#define WM8995_WSEQ_DATA_START70_WIDTH 4 /* WSEQ_DATA_START70 - [3:0] */
/*
* R12571 (0x311B) - Write Sequencer 283
*/
#define WM8995_WSEQ_EOS70 0x0100 /* WSEQ_EOS70 */
#define WM8995_WSEQ_EOS70_MASK 0x0100 /* WSEQ_EOS70 */
#define WM8995_WSEQ_EOS70_SHIFT 8 /* WSEQ_EOS70 */
#define WM8995_WSEQ_EOS70_WIDTH 1 /* WSEQ_EOS70 */
#define WM8995_WSEQ_DELAY70_MASK 0x000F /* WSEQ_DELAY70 - [3:0] */
#define WM8995_WSEQ_DELAY70_SHIFT 0 /* WSEQ_DELAY70 - [3:0] */
#define WM8995_WSEQ_DELAY70_WIDTH 4 /* WSEQ_DELAY70 - [3:0] */
/*
* R12572 (0x311C) - Write Sequencer 284
*/
#define WM8995_WSEQ_ADDR71_MASK 0x3FFF /* WSEQ_ADDR71 - [13:0] */
#define WM8995_WSEQ_ADDR71_SHIFT 0 /* WSEQ_ADDR71 - [13:0] */
#define WM8995_WSEQ_ADDR71_WIDTH 14 /* WSEQ_ADDR71 - [13:0] */
/*
* R12573 (0x311D) - Write Sequencer 285
*/
#define WM8995_WSEQ_DATA71_MASK 0x00FF /* WSEQ_DATA71 - [7:0] */
#define WM8995_WSEQ_DATA71_SHIFT 0 /* WSEQ_DATA71 - [7:0] */
#define WM8995_WSEQ_DATA71_WIDTH 8 /* WSEQ_DATA71 - [7:0] */
/*
* R12574 (0x311E) - Write Sequencer 286
*/
#define WM8995_WSEQ_DATA_WIDTH71_MASK 0x0700 /* WSEQ_DATA_WIDTH71 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH71_SHIFT 8 /* WSEQ_DATA_WIDTH71 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH71_WIDTH 3 /* WSEQ_DATA_WIDTH71 - [10:8] */
#define WM8995_WSEQ_DATA_START71_MASK 0x000F /* WSEQ_DATA_START71 - [3:0] */
#define WM8995_WSEQ_DATA_START71_SHIFT 0 /* WSEQ_DATA_START71 - [3:0] */
#define WM8995_WSEQ_DATA_START71_WIDTH 4 /* WSEQ_DATA_START71 - [3:0] */
/*
* R12575 (0x311F) - Write Sequencer 287
*/
#define WM8995_WSEQ_EOS71 0x0100 /* WSEQ_EOS71 */
#define WM8995_WSEQ_EOS71_MASK 0x0100 /* WSEQ_EOS71 */
#define WM8995_WSEQ_EOS71_SHIFT 8 /* WSEQ_EOS71 */
#define WM8995_WSEQ_EOS71_WIDTH 1 /* WSEQ_EOS71 */
#define WM8995_WSEQ_DELAY71_MASK 0x000F /* WSEQ_DELAY71 - [3:0] */
#define WM8995_WSEQ_DELAY71_SHIFT 0 /* WSEQ_DELAY71 - [3:0] */
#define WM8995_WSEQ_DELAY71_WIDTH 4 /* WSEQ_DELAY71 - [3:0] */
/*
* R12576 (0x3120) - Write Sequencer 288
*/
#define WM8995_WSEQ_ADDR72_MASK 0x3FFF /* WSEQ_ADDR72 - [13:0] */
#define WM8995_WSEQ_ADDR72_SHIFT 0 /* WSEQ_ADDR72 - [13:0] */
#define WM8995_WSEQ_ADDR72_WIDTH 14 /* WSEQ_ADDR72 - [13:0] */
/*
* R12577 (0x3121) - Write Sequencer 289
*/
#define WM8995_WSEQ_DATA72_MASK 0x00FF /* WSEQ_DATA72 - [7:0] */
#define WM8995_WSEQ_DATA72_SHIFT 0 /* WSEQ_DATA72 - [7:0] */
#define WM8995_WSEQ_DATA72_WIDTH 8 /* WSEQ_DATA72 - [7:0] */
/*
* R12578 (0x3122) - Write Sequencer 290
*/
#define WM8995_WSEQ_DATA_WIDTH72_MASK 0x0700 /* WSEQ_DATA_WIDTH72 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH72_SHIFT 8 /* WSEQ_DATA_WIDTH72 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH72_WIDTH 3 /* WSEQ_DATA_WIDTH72 - [10:8] */
#define WM8995_WSEQ_DATA_START72_MASK 0x000F /* WSEQ_DATA_START72 - [3:0] */
#define WM8995_WSEQ_DATA_START72_SHIFT 0 /* WSEQ_DATA_START72 - [3:0] */
#define WM8995_WSEQ_DATA_START72_WIDTH 4 /* WSEQ_DATA_START72 - [3:0] */
/*
* R12579 (0x3123) - Write Sequencer 291
*/
#define WM8995_WSEQ_EOS72 0x0100 /* WSEQ_EOS72 */
#define WM8995_WSEQ_EOS72_MASK 0x0100 /* WSEQ_EOS72 */
#define WM8995_WSEQ_EOS72_SHIFT 8 /* WSEQ_EOS72 */
#define WM8995_WSEQ_EOS72_WIDTH 1 /* WSEQ_EOS72 */
#define WM8995_WSEQ_DELAY72_MASK 0x000F /* WSEQ_DELAY72 - [3:0] */
#define WM8995_WSEQ_DELAY72_SHIFT 0 /* WSEQ_DELAY72 - [3:0] */
#define WM8995_WSEQ_DELAY72_WIDTH 4 /* WSEQ_DELAY72 - [3:0] */
/*
* R12580 (0x3124) - Write Sequencer 292
*/
#define WM8995_WSEQ_ADDR73_MASK 0x3FFF /* WSEQ_ADDR73 - [13:0] */
#define WM8995_WSEQ_ADDR73_SHIFT 0 /* WSEQ_ADDR73 - [13:0] */
#define WM8995_WSEQ_ADDR73_WIDTH 14 /* WSEQ_ADDR73 - [13:0] */
/*
* R12581 (0x3125) - Write Sequencer 293
*/
#define WM8995_WSEQ_DATA73_MASK 0x00FF /* WSEQ_DATA73 - [7:0] */
#define WM8995_WSEQ_DATA73_SHIFT 0 /* WSEQ_DATA73 - [7:0] */
#define WM8995_WSEQ_DATA73_WIDTH 8 /* WSEQ_DATA73 - [7:0] */
/*
* R12582 (0x3126) - Write Sequencer 294
*/
#define WM8995_WSEQ_DATA_WIDTH73_MASK 0x0700 /* WSEQ_DATA_WIDTH73 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH73_SHIFT 8 /* WSEQ_DATA_WIDTH73 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH73_WIDTH 3 /* WSEQ_DATA_WIDTH73 - [10:8] */
#define WM8995_WSEQ_DATA_START73_MASK 0x000F /* WSEQ_DATA_START73 - [3:0] */
#define WM8995_WSEQ_DATA_START73_SHIFT 0 /* WSEQ_DATA_START73 - [3:0] */
#define WM8995_WSEQ_DATA_START73_WIDTH 4 /* WSEQ_DATA_START73 - [3:0] */
/*
* R12583 (0x3127) - Write Sequencer 295
*/
#define WM8995_WSEQ_EOS73 0x0100 /* WSEQ_EOS73 */
#define WM8995_WSEQ_EOS73_MASK 0x0100 /* WSEQ_EOS73 */
#define WM8995_WSEQ_EOS73_SHIFT 8 /* WSEQ_EOS73 */
#define WM8995_WSEQ_EOS73_WIDTH 1 /* WSEQ_EOS73 */
#define WM8995_WSEQ_DELAY73_MASK 0x000F /* WSEQ_DELAY73 - [3:0] */
#define WM8995_WSEQ_DELAY73_SHIFT 0 /* WSEQ_DELAY73 - [3:0] */
#define WM8995_WSEQ_DELAY73_WIDTH 4 /* WSEQ_DELAY73 - [3:0] */
/*
* R12584 (0x3128) - Write Sequencer 296
*/
#define WM8995_WSEQ_ADDR74_MASK 0x3FFF /* WSEQ_ADDR74 - [13:0] */
#define WM8995_WSEQ_ADDR74_SHIFT 0 /* WSEQ_ADDR74 - [13:0] */
#define WM8995_WSEQ_ADDR74_WIDTH 14 /* WSEQ_ADDR74 - [13:0] */
/*
* R12585 (0x3129) - Write Sequencer 297
*/
#define WM8995_WSEQ_DATA74_MASK 0x00FF /* WSEQ_DATA74 - [7:0] */
#define WM8995_WSEQ_DATA74_SHIFT 0 /* WSEQ_DATA74 - [7:0] */
#define WM8995_WSEQ_DATA74_WIDTH 8 /* WSEQ_DATA74 - [7:0] */
/*
* R12586 (0x312A) - Write Sequencer 298
*/
#define WM8995_WSEQ_DATA_WIDTH74_MASK 0x0700 /* WSEQ_DATA_WIDTH74 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH74_SHIFT 8 /* WSEQ_DATA_WIDTH74 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH74_WIDTH 3 /* WSEQ_DATA_WIDTH74 - [10:8] */
#define WM8995_WSEQ_DATA_START74_MASK 0x000F /* WSEQ_DATA_START74 - [3:0] */
#define WM8995_WSEQ_DATA_START74_SHIFT 0 /* WSEQ_DATA_START74 - [3:0] */
#define WM8995_WSEQ_DATA_START74_WIDTH 4 /* WSEQ_DATA_START74 - [3:0] */
/*
* R12587 (0x312B) - Write Sequencer 299
*/
#define WM8995_WSEQ_EOS74 0x0100 /* WSEQ_EOS74 */
#define WM8995_WSEQ_EOS74_MASK 0x0100 /* WSEQ_EOS74 */
#define WM8995_WSEQ_EOS74_SHIFT 8 /* WSEQ_EOS74 */
#define WM8995_WSEQ_EOS74_WIDTH 1 /* WSEQ_EOS74 */
#define WM8995_WSEQ_DELAY74_MASK 0x000F /* WSEQ_DELAY74 - [3:0] */
#define WM8995_WSEQ_DELAY74_SHIFT 0 /* WSEQ_DELAY74 - [3:0] */
#define WM8995_WSEQ_DELAY74_WIDTH 4 /* WSEQ_DELAY74 - [3:0] */
/*
* R12588 (0x312C) - Write Sequencer 300
*/
#define WM8995_WSEQ_ADDR75_MASK 0x3FFF /* WSEQ_ADDR75 - [13:0] */
#define WM8995_WSEQ_ADDR75_SHIFT 0 /* WSEQ_ADDR75 - [13:0] */
#define WM8995_WSEQ_ADDR75_WIDTH 14 /* WSEQ_ADDR75 - [13:0] */
/*
* R12589 (0x312D) - Write Sequencer 301
*/
#define WM8995_WSEQ_DATA75_MASK 0x00FF /* WSEQ_DATA75 - [7:0] */
#define WM8995_WSEQ_DATA75_SHIFT 0 /* WSEQ_DATA75 - [7:0] */
#define WM8995_WSEQ_DATA75_WIDTH 8 /* WSEQ_DATA75 - [7:0] */
/*
* R12590 (0x312E) - Write Sequencer 302
*/
#define WM8995_WSEQ_DATA_WIDTH75_MASK 0x0700 /* WSEQ_DATA_WIDTH75 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH75_SHIFT 8 /* WSEQ_DATA_WIDTH75 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH75_WIDTH 3 /* WSEQ_DATA_WIDTH75 - [10:8] */
#define WM8995_WSEQ_DATA_START75_MASK 0x000F /* WSEQ_DATA_START75 - [3:0] */
#define WM8995_WSEQ_DATA_START75_SHIFT 0 /* WSEQ_DATA_START75 - [3:0] */
#define WM8995_WSEQ_DATA_START75_WIDTH 4 /* WSEQ_DATA_START75 - [3:0] */
/*
* R12591 (0x312F) - Write Sequencer 303
*/
#define WM8995_WSEQ_EOS75 0x0100 /* WSEQ_EOS75 */
#define WM8995_WSEQ_EOS75_MASK 0x0100 /* WSEQ_EOS75 */
#define WM8995_WSEQ_EOS75_SHIFT 8 /* WSEQ_EOS75 */
#define WM8995_WSEQ_EOS75_WIDTH 1 /* WSEQ_EOS75 */
#define WM8995_WSEQ_DELAY75_MASK 0x000F /* WSEQ_DELAY75 - [3:0] */
#define WM8995_WSEQ_DELAY75_SHIFT 0 /* WSEQ_DELAY75 - [3:0] */
#define WM8995_WSEQ_DELAY75_WIDTH 4 /* WSEQ_DELAY75 - [3:0] */
/*
* R12592 (0x3130) - Write Sequencer 304
*/
#define WM8995_WSEQ_ADDR76_MASK 0x3FFF /* WSEQ_ADDR76 - [13:0] */
#define WM8995_WSEQ_ADDR76_SHIFT 0 /* WSEQ_ADDR76 - [13:0] */
#define WM8995_WSEQ_ADDR76_WIDTH 14 /* WSEQ_ADDR76 - [13:0] */
/*
* R12593 (0x3131) - Write Sequencer 305
*/
#define WM8995_WSEQ_DATA76_MASK 0x00FF /* WSEQ_DATA76 - [7:0] */
#define WM8995_WSEQ_DATA76_SHIFT 0 /* WSEQ_DATA76 - [7:0] */
#define WM8995_WSEQ_DATA76_WIDTH 8 /* WSEQ_DATA76 - [7:0] */
/*
* R12594 (0x3132) - Write Sequencer 306
*/
#define WM8995_WSEQ_DATA_WIDTH76_MASK 0x0700 /* WSEQ_DATA_WIDTH76 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH76_SHIFT 8 /* WSEQ_DATA_WIDTH76 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH76_WIDTH 3 /* WSEQ_DATA_WIDTH76 - [10:8] */
#define WM8995_WSEQ_DATA_START76_MASK 0x000F /* WSEQ_DATA_START76 - [3:0] */
#define WM8995_WSEQ_DATA_START76_SHIFT 0 /* WSEQ_DATA_START76 - [3:0] */
#define WM8995_WSEQ_DATA_START76_WIDTH 4 /* WSEQ_DATA_START76 - [3:0] */
/*
* R12595 (0x3133) - Write Sequencer 307
*/
#define WM8995_WSEQ_EOS76 0x0100 /* WSEQ_EOS76 */
#define WM8995_WSEQ_EOS76_MASK 0x0100 /* WSEQ_EOS76 */
#define WM8995_WSEQ_EOS76_SHIFT 8 /* WSEQ_EOS76 */
#define WM8995_WSEQ_EOS76_WIDTH 1 /* WSEQ_EOS76 */
#define WM8995_WSEQ_DELAY76_MASK 0x000F /* WSEQ_DELAY76 - [3:0] */
#define WM8995_WSEQ_DELAY76_SHIFT 0 /* WSEQ_DELAY76 - [3:0] */
#define WM8995_WSEQ_DELAY76_WIDTH 4 /* WSEQ_DELAY76 - [3:0] */
/*
* R12596 (0x3134) - Write Sequencer 308
*/
#define WM8995_WSEQ_ADDR77_MASK 0x3FFF /* WSEQ_ADDR77 - [13:0] */
#define WM8995_WSEQ_ADDR77_SHIFT 0 /* WSEQ_ADDR77 - [13:0] */
#define WM8995_WSEQ_ADDR77_WIDTH 14 /* WSEQ_ADDR77 - [13:0] */
/*
* R12597 (0x3135) - Write Sequencer 309
*/
#define WM8995_WSEQ_DATA77_MASK 0x00FF /* WSEQ_DATA77 - [7:0] */
#define WM8995_WSEQ_DATA77_SHIFT 0 /* WSEQ_DATA77 - [7:0] */
#define WM8995_WSEQ_DATA77_WIDTH 8 /* WSEQ_DATA77 - [7:0] */
/*
* R12598 (0x3136) - Write Sequencer 310
*/
#define WM8995_WSEQ_DATA_WIDTH77_MASK 0x0700 /* WSEQ_DATA_WIDTH77 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH77_SHIFT 8 /* WSEQ_DATA_WIDTH77 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH77_WIDTH 3 /* WSEQ_DATA_WIDTH77 - [10:8] */
#define WM8995_WSEQ_DATA_START77_MASK 0x000F /* WSEQ_DATA_START77 - [3:0] */
#define WM8995_WSEQ_DATA_START77_SHIFT 0 /* WSEQ_DATA_START77 - [3:0] */
#define WM8995_WSEQ_DATA_START77_WIDTH 4 /* WSEQ_DATA_START77 - [3:0] */
/*
* R12599 (0x3137) - Write Sequencer 311
*/
#define WM8995_WSEQ_EOS77 0x0100 /* WSEQ_EOS77 */
#define WM8995_WSEQ_EOS77_MASK 0x0100 /* WSEQ_EOS77 */
#define WM8995_WSEQ_EOS77_SHIFT 8 /* WSEQ_EOS77 */
#define WM8995_WSEQ_EOS77_WIDTH 1 /* WSEQ_EOS77 */
#define WM8995_WSEQ_DELAY77_MASK 0x000F /* WSEQ_DELAY77 - [3:0] */
#define WM8995_WSEQ_DELAY77_SHIFT 0 /* WSEQ_DELAY77 - [3:0] */
#define WM8995_WSEQ_DELAY77_WIDTH 4 /* WSEQ_DELAY77 - [3:0] */
/*
* R12600 (0x3138) - Write Sequencer 312
*/
#define WM8995_WSEQ_ADDR78_MASK 0x3FFF /* WSEQ_ADDR78 - [13:0] */
#define WM8995_WSEQ_ADDR78_SHIFT 0 /* WSEQ_ADDR78 - [13:0] */
#define WM8995_WSEQ_ADDR78_WIDTH 14 /* WSEQ_ADDR78 - [13:0] */
/*
* R12601 (0x3139) - Write Sequencer 313
*/
#define WM8995_WSEQ_DATA78_MASK 0x00FF /* WSEQ_DATA78 - [7:0] */
#define WM8995_WSEQ_DATA78_SHIFT 0 /* WSEQ_DATA78 - [7:0] */
#define WM8995_WSEQ_DATA78_WIDTH 8 /* WSEQ_DATA78 - [7:0] */
/*
* R12602 (0x313A) - Write Sequencer 314
*/
#define WM8995_WSEQ_DATA_WIDTH78_MASK 0x0700 /* WSEQ_DATA_WIDTH78 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH78_SHIFT 8 /* WSEQ_DATA_WIDTH78 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH78_WIDTH 3 /* WSEQ_DATA_WIDTH78 - [10:8] */
#define WM8995_WSEQ_DATA_START78_MASK 0x000F /* WSEQ_DATA_START78 - [3:0] */
#define WM8995_WSEQ_DATA_START78_SHIFT 0 /* WSEQ_DATA_START78 - [3:0] */
#define WM8995_WSEQ_DATA_START78_WIDTH 4 /* WSEQ_DATA_START78 - [3:0] */
/*
* R12603 (0x313B) - Write Sequencer 315
*/
#define WM8995_WSEQ_EOS78 0x0100 /* WSEQ_EOS78 */
#define WM8995_WSEQ_EOS78_MASK 0x0100 /* WSEQ_EOS78 */
#define WM8995_WSEQ_EOS78_SHIFT 8 /* WSEQ_EOS78 */
#define WM8995_WSEQ_EOS78_WIDTH 1 /* WSEQ_EOS78 */
#define WM8995_WSEQ_DELAY78_MASK 0x000F /* WSEQ_DELAY78 - [3:0] */
#define WM8995_WSEQ_DELAY78_SHIFT 0 /* WSEQ_DELAY78 - [3:0] */
#define WM8995_WSEQ_DELAY78_WIDTH 4 /* WSEQ_DELAY78 - [3:0] */
/*
* R12604 (0x313C) - Write Sequencer 316
*/
#define WM8995_WSEQ_ADDR79_MASK 0x3FFF /* WSEQ_ADDR79 - [13:0] */
#define WM8995_WSEQ_ADDR79_SHIFT 0 /* WSEQ_ADDR79 - [13:0] */
#define WM8995_WSEQ_ADDR79_WIDTH 14 /* WSEQ_ADDR79 - [13:0] */
/*
* R12605 (0x313D) - Write Sequencer 317
*/
#define WM8995_WSEQ_DATA79_MASK 0x00FF /* WSEQ_DATA79 - [7:0] */
#define WM8995_WSEQ_DATA79_SHIFT 0 /* WSEQ_DATA79 - [7:0] */
#define WM8995_WSEQ_DATA79_WIDTH 8 /* WSEQ_DATA79 - [7:0] */
/*
* R12606 (0x313E) - Write Sequencer 318
*/
#define WM8995_WSEQ_DATA_WIDTH79_MASK 0x0700 /* WSEQ_DATA_WIDTH79 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH79_SHIFT 8 /* WSEQ_DATA_WIDTH79 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH79_WIDTH 3 /* WSEQ_DATA_WIDTH79 - [10:8] */
#define WM8995_WSEQ_DATA_START79_MASK 0x000F /* WSEQ_DATA_START79 - [3:0] */
#define WM8995_WSEQ_DATA_START79_SHIFT 0 /* WSEQ_DATA_START79 - [3:0] */
#define WM8995_WSEQ_DATA_START79_WIDTH 4 /* WSEQ_DATA_START79 - [3:0] */
/*
* R12607 (0x313F) - Write Sequencer 319
*/
#define WM8995_WSEQ_EOS79 0x0100 /* WSEQ_EOS79 */
#define WM8995_WSEQ_EOS79_MASK 0x0100 /* WSEQ_EOS79 */
#define WM8995_WSEQ_EOS79_SHIFT 8 /* WSEQ_EOS79 */
#define WM8995_WSEQ_EOS79_WIDTH 1 /* WSEQ_EOS79 */
#define WM8995_WSEQ_DELAY79_MASK 0x000F /* WSEQ_DELAY79 - [3:0] */
#define WM8995_WSEQ_DELAY79_SHIFT 0 /* WSEQ_DELAY79 - [3:0] */
#define WM8995_WSEQ_DELAY79_WIDTH 4 /* WSEQ_DELAY79 - [3:0] */
/*
* R12608 (0x3140) - Write Sequencer 320
*/
#define WM8995_WSEQ_ADDR80_MASK 0x3FFF /* WSEQ_ADDR80 - [13:0] */
#define WM8995_WSEQ_ADDR80_SHIFT 0 /* WSEQ_ADDR80 - [13:0] */
#define WM8995_WSEQ_ADDR80_WIDTH 14 /* WSEQ_ADDR80 - [13:0] */
/*
* R12609 (0x3141) - Write Sequencer 321
*/
#define WM8995_WSEQ_DATA80_MASK 0x00FF /* WSEQ_DATA80 - [7:0] */
#define WM8995_WSEQ_DATA80_SHIFT 0 /* WSEQ_DATA80 - [7:0] */
#define WM8995_WSEQ_DATA80_WIDTH 8 /* WSEQ_DATA80 - [7:0] */
/*
* R12610 (0x3142) - Write Sequencer 322
*/
#define WM8995_WSEQ_DATA_WIDTH80_MASK 0x0700 /* WSEQ_DATA_WIDTH80 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH80_SHIFT 8 /* WSEQ_DATA_WIDTH80 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH80_WIDTH 3 /* WSEQ_DATA_WIDTH80 - [10:8] */
#define WM8995_WSEQ_DATA_START80_MASK 0x000F /* WSEQ_DATA_START80 - [3:0] */
#define WM8995_WSEQ_DATA_START80_SHIFT 0 /* WSEQ_DATA_START80 - [3:0] */
#define WM8995_WSEQ_DATA_START80_WIDTH 4 /* WSEQ_DATA_START80 - [3:0] */
/*
* R12611 (0x3143) - Write Sequencer 323
*/
#define WM8995_WSEQ_EOS80 0x0100 /* WSEQ_EOS80 */
#define WM8995_WSEQ_EOS80_MASK 0x0100 /* WSEQ_EOS80 */
#define WM8995_WSEQ_EOS80_SHIFT 8 /* WSEQ_EOS80 */
#define WM8995_WSEQ_EOS80_WIDTH 1 /* WSEQ_EOS80 */
#define WM8995_WSEQ_DELAY80_MASK 0x000F /* WSEQ_DELAY80 - [3:0] */
#define WM8995_WSEQ_DELAY80_SHIFT 0 /* WSEQ_DELAY80 - [3:0] */
#define WM8995_WSEQ_DELAY80_WIDTH 4 /* WSEQ_DELAY80 - [3:0] */
/*
* R12612 (0x3144) - Write Sequencer 324
*/
#define WM8995_WSEQ_ADDR81_MASK 0x3FFF /* WSEQ_ADDR81 - [13:0] */
#define WM8995_WSEQ_ADDR81_SHIFT 0 /* WSEQ_ADDR81 - [13:0] */
#define WM8995_WSEQ_ADDR81_WIDTH 14 /* WSEQ_ADDR81 - [13:0] */
/*
* R12613 (0x3145) - Write Sequencer 325
*/
#define WM8995_WSEQ_DATA81_MASK 0x00FF /* WSEQ_DATA81 - [7:0] */
#define WM8995_WSEQ_DATA81_SHIFT 0 /* WSEQ_DATA81 - [7:0] */
#define WM8995_WSEQ_DATA81_WIDTH 8 /* WSEQ_DATA81 - [7:0] */
/*
* R12614 (0x3146) - Write Sequencer 326
*/
#define WM8995_WSEQ_DATA_WIDTH81_MASK 0x0700 /* WSEQ_DATA_WIDTH81 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH81_SHIFT 8 /* WSEQ_DATA_WIDTH81 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH81_WIDTH 3 /* WSEQ_DATA_WIDTH81 - [10:8] */
#define WM8995_WSEQ_DATA_START81_MASK 0x000F /* WSEQ_DATA_START81 - [3:0] */
#define WM8995_WSEQ_DATA_START81_SHIFT 0 /* WSEQ_DATA_START81 - [3:0] */
#define WM8995_WSEQ_DATA_START81_WIDTH 4 /* WSEQ_DATA_START81 - [3:0] */
/*
* R12615 (0x3147) - Write Sequencer 327
*/
#define WM8995_WSEQ_EOS81 0x0100 /* WSEQ_EOS81 */
#define WM8995_WSEQ_EOS81_MASK 0x0100 /* WSEQ_EOS81 */
#define WM8995_WSEQ_EOS81_SHIFT 8 /* WSEQ_EOS81 */
#define WM8995_WSEQ_EOS81_WIDTH 1 /* WSEQ_EOS81 */
#define WM8995_WSEQ_DELAY81_MASK 0x000F /* WSEQ_DELAY81 - [3:0] */
#define WM8995_WSEQ_DELAY81_SHIFT 0 /* WSEQ_DELAY81 - [3:0] */
#define WM8995_WSEQ_DELAY81_WIDTH 4 /* WSEQ_DELAY81 - [3:0] */
/*
* R12616 (0x3148) - Write Sequencer 328
*/
#define WM8995_WSEQ_ADDR82_MASK 0x3FFF /* WSEQ_ADDR82 - [13:0] */
#define WM8995_WSEQ_ADDR82_SHIFT 0 /* WSEQ_ADDR82 - [13:0] */
#define WM8995_WSEQ_ADDR82_WIDTH 14 /* WSEQ_ADDR82 - [13:0] */
/*
* R12617 (0x3149) - Write Sequencer 329
*/
#define WM8995_WSEQ_DATA82_MASK 0x00FF /* WSEQ_DATA82 - [7:0] */
#define WM8995_WSEQ_DATA82_SHIFT 0 /* WSEQ_DATA82 - [7:0] */
#define WM8995_WSEQ_DATA82_WIDTH 8 /* WSEQ_DATA82 - [7:0] */
/*
* R12618 (0x314A) - Write Sequencer 330
*/
#define WM8995_WSEQ_DATA_WIDTH82_MASK 0x0700 /* WSEQ_DATA_WIDTH82 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH82_SHIFT 8 /* WSEQ_DATA_WIDTH82 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH82_WIDTH 3 /* WSEQ_DATA_WIDTH82 - [10:8] */
#define WM8995_WSEQ_DATA_START82_MASK 0x000F /* WSEQ_DATA_START82 - [3:0] */
#define WM8995_WSEQ_DATA_START82_SHIFT 0 /* WSEQ_DATA_START82 - [3:0] */
#define WM8995_WSEQ_DATA_START82_WIDTH 4 /* WSEQ_DATA_START82 - [3:0] */
/*
* R12619 (0x314B) - Write Sequencer 331
*/
#define WM8995_WSEQ_EOS82 0x0100 /* WSEQ_EOS82 */
#define WM8995_WSEQ_EOS82_MASK 0x0100 /* WSEQ_EOS82 */
#define WM8995_WSEQ_EOS82_SHIFT 8 /* WSEQ_EOS82 */
#define WM8995_WSEQ_EOS82_WIDTH 1 /* WSEQ_EOS82 */
#define WM8995_WSEQ_DELAY82_MASK 0x000F /* WSEQ_DELAY82 - [3:0] */
#define WM8995_WSEQ_DELAY82_SHIFT 0 /* WSEQ_DELAY82 - [3:0] */
#define WM8995_WSEQ_DELAY82_WIDTH 4 /* WSEQ_DELAY82 - [3:0] */
/*
* R12620 (0x314C) - Write Sequencer 332
*/
#define WM8995_WSEQ_ADDR83_MASK 0x3FFF /* WSEQ_ADDR83 - [13:0] */
#define WM8995_WSEQ_ADDR83_SHIFT 0 /* WSEQ_ADDR83 - [13:0] */
#define WM8995_WSEQ_ADDR83_WIDTH 14 /* WSEQ_ADDR83 - [13:0] */
/*
* R12621 (0x314D) - Write Sequencer 333
*/
#define WM8995_WSEQ_DATA83_MASK 0x00FF /* WSEQ_DATA83 - [7:0] */
#define WM8995_WSEQ_DATA83_SHIFT 0 /* WSEQ_DATA83 - [7:0] */
#define WM8995_WSEQ_DATA83_WIDTH 8 /* WSEQ_DATA83 - [7:0] */
/*
* R12622 (0x314E) - Write Sequencer 334
*/
#define WM8995_WSEQ_DATA_WIDTH83_MASK 0x0700 /* WSEQ_DATA_WIDTH83 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH83_SHIFT 8 /* WSEQ_DATA_WIDTH83 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH83_WIDTH 3 /* WSEQ_DATA_WIDTH83 - [10:8] */
#define WM8995_WSEQ_DATA_START83_MASK 0x000F /* WSEQ_DATA_START83 - [3:0] */
#define WM8995_WSEQ_DATA_START83_SHIFT 0 /* WSEQ_DATA_START83 - [3:0] */
#define WM8995_WSEQ_DATA_START83_WIDTH 4 /* WSEQ_DATA_START83 - [3:0] */
/*
* R12623 (0x314F) - Write Sequencer 335
*/
#define WM8995_WSEQ_EOS83 0x0100 /* WSEQ_EOS83 */
#define WM8995_WSEQ_EOS83_MASK 0x0100 /* WSEQ_EOS83 */
#define WM8995_WSEQ_EOS83_SHIFT 8 /* WSEQ_EOS83 */
#define WM8995_WSEQ_EOS83_WIDTH 1 /* WSEQ_EOS83 */
#define WM8995_WSEQ_DELAY83_MASK 0x000F /* WSEQ_DELAY83 - [3:0] */
#define WM8995_WSEQ_DELAY83_SHIFT 0 /* WSEQ_DELAY83 - [3:0] */
#define WM8995_WSEQ_DELAY83_WIDTH 4 /* WSEQ_DELAY83 - [3:0] */
/*
* R12624 (0x3150) - Write Sequencer 336
*/
#define WM8995_WSEQ_ADDR84_MASK 0x3FFF /* WSEQ_ADDR84 - [13:0] */
#define WM8995_WSEQ_ADDR84_SHIFT 0 /* WSEQ_ADDR84 - [13:0] */
#define WM8995_WSEQ_ADDR84_WIDTH 14 /* WSEQ_ADDR84 - [13:0] */
/*
* R12625 (0x3151) - Write Sequencer 337
*/
#define WM8995_WSEQ_DATA84_MASK 0x00FF /* WSEQ_DATA84 - [7:0] */
#define WM8995_WSEQ_DATA84_SHIFT 0 /* WSEQ_DATA84 - [7:0] */
#define WM8995_WSEQ_DATA84_WIDTH 8 /* WSEQ_DATA84 - [7:0] */
/*
* R12626 (0x3152) - Write Sequencer 338
*/
#define WM8995_WSEQ_DATA_WIDTH84_MASK 0x0700 /* WSEQ_DATA_WIDTH84 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH84_SHIFT 8 /* WSEQ_DATA_WIDTH84 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH84_WIDTH 3 /* WSEQ_DATA_WIDTH84 - [10:8] */
#define WM8995_WSEQ_DATA_START84_MASK 0x000F /* WSEQ_DATA_START84 - [3:0] */
#define WM8995_WSEQ_DATA_START84_SHIFT 0 /* WSEQ_DATA_START84 - [3:0] */
#define WM8995_WSEQ_DATA_START84_WIDTH 4 /* WSEQ_DATA_START84 - [3:0] */
/*
* R12627 (0x3153) - Write Sequencer 339
*/
#define WM8995_WSEQ_EOS84 0x0100 /* WSEQ_EOS84 */
#define WM8995_WSEQ_EOS84_MASK 0x0100 /* WSEQ_EOS84 */
#define WM8995_WSEQ_EOS84_SHIFT 8 /* WSEQ_EOS84 */
#define WM8995_WSEQ_EOS84_WIDTH 1 /* WSEQ_EOS84 */
#define WM8995_WSEQ_DELAY84_MASK 0x000F /* WSEQ_DELAY84 - [3:0] */
#define WM8995_WSEQ_DELAY84_SHIFT 0 /* WSEQ_DELAY84 - [3:0] */
#define WM8995_WSEQ_DELAY84_WIDTH 4 /* WSEQ_DELAY84 - [3:0] */
/*
* R12628 (0x3154) - Write Sequencer 340
*/
#define WM8995_WSEQ_ADDR85_MASK 0x3FFF /* WSEQ_ADDR85 - [13:0] */
#define WM8995_WSEQ_ADDR85_SHIFT 0 /* WSEQ_ADDR85 - [13:0] */
#define WM8995_WSEQ_ADDR85_WIDTH 14 /* WSEQ_ADDR85 - [13:0] */
/*
* R12629 (0x3155) - Write Sequencer 341
*/
#define WM8995_WSEQ_DATA85_MASK 0x00FF /* WSEQ_DATA85 - [7:0] */
#define WM8995_WSEQ_DATA85_SHIFT 0 /* WSEQ_DATA85 - [7:0] */
#define WM8995_WSEQ_DATA85_WIDTH 8 /* WSEQ_DATA85 - [7:0] */
/*
* R12630 (0x3156) - Write Sequencer 342
*/
#define WM8995_WSEQ_DATA_WIDTH85_MASK 0x0700 /* WSEQ_DATA_WIDTH85 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH85_SHIFT 8 /* WSEQ_DATA_WIDTH85 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH85_WIDTH 3 /* WSEQ_DATA_WIDTH85 - [10:8] */
#define WM8995_WSEQ_DATA_START85_MASK 0x000F /* WSEQ_DATA_START85 - [3:0] */
#define WM8995_WSEQ_DATA_START85_SHIFT 0 /* WSEQ_DATA_START85 - [3:0] */
#define WM8995_WSEQ_DATA_START85_WIDTH 4 /* WSEQ_DATA_START85 - [3:0] */
/*
* R12631 (0x3157) - Write Sequencer 343
*/
#define WM8995_WSEQ_EOS85 0x0100 /* WSEQ_EOS85 */
#define WM8995_WSEQ_EOS85_MASK 0x0100 /* WSEQ_EOS85 */
#define WM8995_WSEQ_EOS85_SHIFT 8 /* WSEQ_EOS85 */
#define WM8995_WSEQ_EOS85_WIDTH 1 /* WSEQ_EOS85 */
#define WM8995_WSEQ_DELAY85_MASK 0x000F /* WSEQ_DELAY85 - [3:0] */
#define WM8995_WSEQ_DELAY85_SHIFT 0 /* WSEQ_DELAY85 - [3:0] */
#define WM8995_WSEQ_DELAY85_WIDTH 4 /* WSEQ_DELAY85 - [3:0] */
/*
* R12632 (0x3158) - Write Sequencer 344
*/
#define WM8995_WSEQ_ADDR86_MASK 0x3FFF /* WSEQ_ADDR86 - [13:0] */
#define WM8995_WSEQ_ADDR86_SHIFT 0 /* WSEQ_ADDR86 - [13:0] */
#define WM8995_WSEQ_ADDR86_WIDTH 14 /* WSEQ_ADDR86 - [13:0] */
/*
* R12633 (0x3159) - Write Sequencer 345
*/
#define WM8995_WSEQ_DATA86_MASK 0x00FF /* WSEQ_DATA86 - [7:0] */
#define WM8995_WSEQ_DATA86_SHIFT 0 /* WSEQ_DATA86 - [7:0] */
#define WM8995_WSEQ_DATA86_WIDTH 8 /* WSEQ_DATA86 - [7:0] */
/*
* R12634 (0x315A) - Write Sequencer 346
*/
#define WM8995_WSEQ_DATA_WIDTH86_MASK 0x0700 /* WSEQ_DATA_WIDTH86 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH86_SHIFT 8 /* WSEQ_DATA_WIDTH86 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH86_WIDTH 3 /* WSEQ_DATA_WIDTH86 - [10:8] */
#define WM8995_WSEQ_DATA_START86_MASK 0x000F /* WSEQ_DATA_START86 - [3:0] */
#define WM8995_WSEQ_DATA_START86_SHIFT 0 /* WSEQ_DATA_START86 - [3:0] */
#define WM8995_WSEQ_DATA_START86_WIDTH 4 /* WSEQ_DATA_START86 - [3:0] */
/*
* R12635 (0x315B) - Write Sequencer 347
*/
#define WM8995_WSEQ_EOS86 0x0100 /* WSEQ_EOS86 */
#define WM8995_WSEQ_EOS86_MASK 0x0100 /* WSEQ_EOS86 */
#define WM8995_WSEQ_EOS86_SHIFT 8 /* WSEQ_EOS86 */
#define WM8995_WSEQ_EOS86_WIDTH 1 /* WSEQ_EOS86 */
#define WM8995_WSEQ_DELAY86_MASK 0x000F /* WSEQ_DELAY86 - [3:0] */
#define WM8995_WSEQ_DELAY86_SHIFT 0 /* WSEQ_DELAY86 - [3:0] */
#define WM8995_WSEQ_DELAY86_WIDTH 4 /* WSEQ_DELAY86 - [3:0] */
/*
* R12636 (0x315C) - Write Sequencer 348
*/
#define WM8995_WSEQ_ADDR87_MASK 0x3FFF /* WSEQ_ADDR87 - [13:0] */
#define WM8995_WSEQ_ADDR87_SHIFT 0 /* WSEQ_ADDR87 - [13:0] */
#define WM8995_WSEQ_ADDR87_WIDTH 14 /* WSEQ_ADDR87 - [13:0] */
/*
* R12637 (0x315D) - Write Sequencer 349
*/
#define WM8995_WSEQ_DATA87_MASK 0x00FF /* WSEQ_DATA87 - [7:0] */
#define WM8995_WSEQ_DATA87_SHIFT 0 /* WSEQ_DATA87 - [7:0] */
#define WM8995_WSEQ_DATA87_WIDTH 8 /* WSEQ_DATA87 - [7:0] */
/*
* R12638 (0x315E) - Write Sequencer 350
*/
#define WM8995_WSEQ_DATA_WIDTH87_MASK 0x0700 /* WSEQ_DATA_WIDTH87 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH87_SHIFT 8 /* WSEQ_DATA_WIDTH87 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH87_WIDTH 3 /* WSEQ_DATA_WIDTH87 - [10:8] */
#define WM8995_WSEQ_DATA_START87_MASK 0x000F /* WSEQ_DATA_START87 - [3:0] */
#define WM8995_WSEQ_DATA_START87_SHIFT 0 /* WSEQ_DATA_START87 - [3:0] */
#define WM8995_WSEQ_DATA_START87_WIDTH 4 /* WSEQ_DATA_START87 - [3:0] */
/*
* R12639 (0x315F) - Write Sequencer 351
*/
#define WM8995_WSEQ_EOS87 0x0100 /* WSEQ_EOS87 */
#define WM8995_WSEQ_EOS87_MASK 0x0100 /* WSEQ_EOS87 */
#define WM8995_WSEQ_EOS87_SHIFT 8 /* WSEQ_EOS87 */
#define WM8995_WSEQ_EOS87_WIDTH 1 /* WSEQ_EOS87 */
#define WM8995_WSEQ_DELAY87_MASK 0x000F /* WSEQ_DELAY87 - [3:0] */
#define WM8995_WSEQ_DELAY87_SHIFT 0 /* WSEQ_DELAY87 - [3:0] */
#define WM8995_WSEQ_DELAY87_WIDTH 4 /* WSEQ_DELAY87 - [3:0] */
/*
* R12640 (0x3160) - Write Sequencer 352
*/
#define WM8995_WSEQ_ADDR88_MASK 0x3FFF /* WSEQ_ADDR88 - [13:0] */
#define WM8995_WSEQ_ADDR88_SHIFT 0 /* WSEQ_ADDR88 - [13:0] */
#define WM8995_WSEQ_ADDR88_WIDTH 14 /* WSEQ_ADDR88 - [13:0] */
/*
* R12641 (0x3161) - Write Sequencer 353
*/
#define WM8995_WSEQ_DATA88_MASK 0x00FF /* WSEQ_DATA88 - [7:0] */
#define WM8995_WSEQ_DATA88_SHIFT 0 /* WSEQ_DATA88 - [7:0] */
#define WM8995_WSEQ_DATA88_WIDTH 8 /* WSEQ_DATA88 - [7:0] */
/*
* R12642 (0x3162) - Write Sequencer 354
*/
#define WM8995_WSEQ_DATA_WIDTH88_MASK 0x0700 /* WSEQ_DATA_WIDTH88 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH88_SHIFT 8 /* WSEQ_DATA_WIDTH88 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH88_WIDTH 3 /* WSEQ_DATA_WIDTH88 - [10:8] */
#define WM8995_WSEQ_DATA_START88_MASK 0x000F /* WSEQ_DATA_START88 - [3:0] */
#define WM8995_WSEQ_DATA_START88_SHIFT 0 /* WSEQ_DATA_START88 - [3:0] */
#define WM8995_WSEQ_DATA_START88_WIDTH 4 /* WSEQ_DATA_START88 - [3:0] */
/*
* R12643 (0x3163) - Write Sequencer 355
*/
#define WM8995_WSEQ_EOS88 0x0100 /* WSEQ_EOS88 */
#define WM8995_WSEQ_EOS88_MASK 0x0100 /* WSEQ_EOS88 */
#define WM8995_WSEQ_EOS88_SHIFT 8 /* WSEQ_EOS88 */
#define WM8995_WSEQ_EOS88_WIDTH 1 /* WSEQ_EOS88 */
#define WM8995_WSEQ_DELAY88_MASK 0x000F /* WSEQ_DELAY88 - [3:0] */
#define WM8995_WSEQ_DELAY88_SHIFT 0 /* WSEQ_DELAY88 - [3:0] */
#define WM8995_WSEQ_DELAY88_WIDTH 4 /* WSEQ_DELAY88 - [3:0] */
/*
* R12644 (0x3164) - Write Sequencer 356
*/
#define WM8995_WSEQ_ADDR89_MASK 0x3FFF /* WSEQ_ADDR89 - [13:0] */
#define WM8995_WSEQ_ADDR89_SHIFT 0 /* WSEQ_ADDR89 - [13:0] */
#define WM8995_WSEQ_ADDR89_WIDTH 14 /* WSEQ_ADDR89 - [13:0] */
/*
* R12645 (0x3165) - Write Sequencer 357
*/
#define WM8995_WSEQ_DATA89_MASK 0x00FF /* WSEQ_DATA89 - [7:0] */
#define WM8995_WSEQ_DATA89_SHIFT 0 /* WSEQ_DATA89 - [7:0] */
#define WM8995_WSEQ_DATA89_WIDTH 8 /* WSEQ_DATA89 - [7:0] */
/*
* R12646 (0x3166) - Write Sequencer 358
*/
#define WM8995_WSEQ_DATA_WIDTH89_MASK 0x0700 /* WSEQ_DATA_WIDTH89 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH89_SHIFT 8 /* WSEQ_DATA_WIDTH89 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH89_WIDTH 3 /* WSEQ_DATA_WIDTH89 - [10:8] */
#define WM8995_WSEQ_DATA_START89_MASK 0x000F /* WSEQ_DATA_START89 - [3:0] */
#define WM8995_WSEQ_DATA_START89_SHIFT 0 /* WSEQ_DATA_START89 - [3:0] */
#define WM8995_WSEQ_DATA_START89_WIDTH 4 /* WSEQ_DATA_START89 - [3:0] */
/*
* R12647 (0x3167) - Write Sequencer 359
*/
#define WM8995_WSEQ_EOS89 0x0100 /* WSEQ_EOS89 */
#define WM8995_WSEQ_EOS89_MASK 0x0100 /* WSEQ_EOS89 */
#define WM8995_WSEQ_EOS89_SHIFT 8 /* WSEQ_EOS89 */
#define WM8995_WSEQ_EOS89_WIDTH 1 /* WSEQ_EOS89 */
#define WM8995_WSEQ_DELAY89_MASK 0x000F /* WSEQ_DELAY89 - [3:0] */
#define WM8995_WSEQ_DELAY89_SHIFT 0 /* WSEQ_DELAY89 - [3:0] */
#define WM8995_WSEQ_DELAY89_WIDTH 4 /* WSEQ_DELAY89 - [3:0] */
/*
* R12648 (0x3168) - Write Sequencer 360
*/
#define WM8995_WSEQ_ADDR90_MASK 0x3FFF /* WSEQ_ADDR90 - [13:0] */
#define WM8995_WSEQ_ADDR90_SHIFT 0 /* WSEQ_ADDR90 - [13:0] */
#define WM8995_WSEQ_ADDR90_WIDTH 14 /* WSEQ_ADDR90 - [13:0] */
/*
* R12649 (0x3169) - Write Sequencer 361
*/
#define WM8995_WSEQ_DATA90_MASK 0x00FF /* WSEQ_DATA90 - [7:0] */
#define WM8995_WSEQ_DATA90_SHIFT 0 /* WSEQ_DATA90 - [7:0] */
#define WM8995_WSEQ_DATA90_WIDTH 8 /* WSEQ_DATA90 - [7:0] */
/*
* R12650 (0x316A) - Write Sequencer 362
*/
#define WM8995_WSEQ_DATA_WIDTH90_MASK 0x0700 /* WSEQ_DATA_WIDTH90 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH90_SHIFT 8 /* WSEQ_DATA_WIDTH90 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH90_WIDTH 3 /* WSEQ_DATA_WIDTH90 - [10:8] */
#define WM8995_WSEQ_DATA_START90_MASK 0x000F /* WSEQ_DATA_START90 - [3:0] */
#define WM8995_WSEQ_DATA_START90_SHIFT 0 /* WSEQ_DATA_START90 - [3:0] */
#define WM8995_WSEQ_DATA_START90_WIDTH 4 /* WSEQ_DATA_START90 - [3:0] */
/*
* R12651 (0x316B) - Write Sequencer 363
*/
#define WM8995_WSEQ_EOS90 0x0100 /* WSEQ_EOS90 */
#define WM8995_WSEQ_EOS90_MASK 0x0100 /* WSEQ_EOS90 */
#define WM8995_WSEQ_EOS90_SHIFT 8 /* WSEQ_EOS90 */
#define WM8995_WSEQ_EOS90_WIDTH 1 /* WSEQ_EOS90 */
#define WM8995_WSEQ_DELAY90_MASK 0x000F /* WSEQ_DELAY90 - [3:0] */
#define WM8995_WSEQ_DELAY90_SHIFT 0 /* WSEQ_DELAY90 - [3:0] */
#define WM8995_WSEQ_DELAY90_WIDTH 4 /* WSEQ_DELAY90 - [3:0] */
/*
* R12652 (0x316C) - Write Sequencer 364
*/
#define WM8995_WSEQ_ADDR91_MASK 0x3FFF /* WSEQ_ADDR91 - [13:0] */
#define WM8995_WSEQ_ADDR91_SHIFT 0 /* WSEQ_ADDR91 - [13:0] */
#define WM8995_WSEQ_ADDR91_WIDTH 14 /* WSEQ_ADDR91 - [13:0] */
/*
* R12653 (0x316D) - Write Sequencer 365
*/
#define WM8995_WSEQ_DATA91_MASK 0x00FF /* WSEQ_DATA91 - [7:0] */
#define WM8995_WSEQ_DATA91_SHIFT 0 /* WSEQ_DATA91 - [7:0] */
#define WM8995_WSEQ_DATA91_WIDTH 8 /* WSEQ_DATA91 - [7:0] */
/*
* R12654 (0x316E) - Write Sequencer 366
*/
#define WM8995_WSEQ_DATA_WIDTH91_MASK 0x0700 /* WSEQ_DATA_WIDTH91 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH91_SHIFT 8 /* WSEQ_DATA_WIDTH91 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH91_WIDTH 3 /* WSEQ_DATA_WIDTH91 - [10:8] */
#define WM8995_WSEQ_DATA_START91_MASK 0x000F /* WSEQ_DATA_START91 - [3:0] */
#define WM8995_WSEQ_DATA_START91_SHIFT 0 /* WSEQ_DATA_START91 - [3:0] */
#define WM8995_WSEQ_DATA_START91_WIDTH 4 /* WSEQ_DATA_START91 - [3:0] */
/*
* R12655 (0x316F) - Write Sequencer 367
*/
#define WM8995_WSEQ_EOS91 0x0100 /* WSEQ_EOS91 */
#define WM8995_WSEQ_EOS91_MASK 0x0100 /* WSEQ_EOS91 */
#define WM8995_WSEQ_EOS91_SHIFT 8 /* WSEQ_EOS91 */
#define WM8995_WSEQ_EOS91_WIDTH 1 /* WSEQ_EOS91 */
#define WM8995_WSEQ_DELAY91_MASK 0x000F /* WSEQ_DELAY91 - [3:0] */
#define WM8995_WSEQ_DELAY91_SHIFT 0 /* WSEQ_DELAY91 - [3:0] */
#define WM8995_WSEQ_DELAY91_WIDTH 4 /* WSEQ_DELAY91 - [3:0] */
/*
* R12656 (0x3170) - Write Sequencer 368
*/
#define WM8995_WSEQ_ADDR92_MASK 0x3FFF /* WSEQ_ADDR92 - [13:0] */
#define WM8995_WSEQ_ADDR92_SHIFT 0 /* WSEQ_ADDR92 - [13:0] */
#define WM8995_WSEQ_ADDR92_WIDTH 14 /* WSEQ_ADDR92 - [13:0] */
/*
* R12657 (0x3171) - Write Sequencer 369
*/
#define WM8995_WSEQ_DATA92_MASK 0x00FF /* WSEQ_DATA92 - [7:0] */
#define WM8995_WSEQ_DATA92_SHIFT 0 /* WSEQ_DATA92 - [7:0] */
#define WM8995_WSEQ_DATA92_WIDTH 8 /* WSEQ_DATA92 - [7:0] */
/*
* R12658 (0x3172) - Write Sequencer 370
*/
#define WM8995_WSEQ_DATA_WIDTH92_MASK 0x0700 /* WSEQ_DATA_WIDTH92 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH92_SHIFT 8 /* WSEQ_DATA_WIDTH92 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH92_WIDTH 3 /* WSEQ_DATA_WIDTH92 - [10:8] */
#define WM8995_WSEQ_DATA_START92_MASK 0x000F /* WSEQ_DATA_START92 - [3:0] */
#define WM8995_WSEQ_DATA_START92_SHIFT 0 /* WSEQ_DATA_START92 - [3:0] */
#define WM8995_WSEQ_DATA_START92_WIDTH 4 /* WSEQ_DATA_START92 - [3:0] */
/*
* R12659 (0x3173) - Write Sequencer 371
*/
#define WM8995_WSEQ_EOS92 0x0100 /* WSEQ_EOS92 */
#define WM8995_WSEQ_EOS92_MASK 0x0100 /* WSEQ_EOS92 */
#define WM8995_WSEQ_EOS92_SHIFT 8 /* WSEQ_EOS92 */
#define WM8995_WSEQ_EOS92_WIDTH 1 /* WSEQ_EOS92 */
#define WM8995_WSEQ_DELAY92_MASK 0x000F /* WSEQ_DELAY92 - [3:0] */
#define WM8995_WSEQ_DELAY92_SHIFT 0 /* WSEQ_DELAY92 - [3:0] */
#define WM8995_WSEQ_DELAY92_WIDTH 4 /* WSEQ_DELAY92 - [3:0] */
/*
* R12660 (0x3174) - Write Sequencer 372
*/
#define WM8995_WSEQ_ADDR93_MASK 0x3FFF /* WSEQ_ADDR93 - [13:0] */
#define WM8995_WSEQ_ADDR93_SHIFT 0 /* WSEQ_ADDR93 - [13:0] */
#define WM8995_WSEQ_ADDR93_WIDTH 14 /* WSEQ_ADDR93 - [13:0] */
/*
* R12661 (0x3175) - Write Sequencer 373
*/
#define WM8995_WSEQ_DATA93_MASK 0x00FF /* WSEQ_DATA93 - [7:0] */
#define WM8995_WSEQ_DATA93_SHIFT 0 /* WSEQ_DATA93 - [7:0] */
#define WM8995_WSEQ_DATA93_WIDTH 8 /* WSEQ_DATA93 - [7:0] */
/*
* R12662 (0x3176) - Write Sequencer 374
*/
#define WM8995_WSEQ_DATA_WIDTH93_MASK 0x0700 /* WSEQ_DATA_WIDTH93 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH93_SHIFT 8 /* WSEQ_DATA_WIDTH93 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH93_WIDTH 3 /* WSEQ_DATA_WIDTH93 - [10:8] */
#define WM8995_WSEQ_DATA_START93_MASK 0x000F /* WSEQ_DATA_START93 - [3:0] */
#define WM8995_WSEQ_DATA_START93_SHIFT 0 /* WSEQ_DATA_START93 - [3:0] */
#define WM8995_WSEQ_DATA_START93_WIDTH 4 /* WSEQ_DATA_START93 - [3:0] */
/*
* R12663 (0x3177) - Write Sequencer 375
*/
#define WM8995_WSEQ_EOS93 0x0100 /* WSEQ_EOS93 */
#define WM8995_WSEQ_EOS93_MASK 0x0100 /* WSEQ_EOS93 */
#define WM8995_WSEQ_EOS93_SHIFT 8 /* WSEQ_EOS93 */
#define WM8995_WSEQ_EOS93_WIDTH 1 /* WSEQ_EOS93 */
#define WM8995_WSEQ_DELAY93_MASK 0x000F /* WSEQ_DELAY93 - [3:0] */
#define WM8995_WSEQ_DELAY93_SHIFT 0 /* WSEQ_DELAY93 - [3:0] */
#define WM8995_WSEQ_DELAY93_WIDTH 4 /* WSEQ_DELAY93 - [3:0] */
/*
* R12664 (0x3178) - Write Sequencer 376
*/
#define WM8995_WSEQ_ADDR94_MASK 0x3FFF /* WSEQ_ADDR94 - [13:0] */
#define WM8995_WSEQ_ADDR94_SHIFT 0 /* WSEQ_ADDR94 - [13:0] */
#define WM8995_WSEQ_ADDR94_WIDTH 14 /* WSEQ_ADDR94 - [13:0] */
/*
* R12665 (0x3179) - Write Sequencer 377
*/
#define WM8995_WSEQ_DATA94_MASK 0x00FF /* WSEQ_DATA94 - [7:0] */
#define WM8995_WSEQ_DATA94_SHIFT 0 /* WSEQ_DATA94 - [7:0] */
#define WM8995_WSEQ_DATA94_WIDTH 8 /* WSEQ_DATA94 - [7:0] */
/*
* R12666 (0x317A) - Write Sequencer 378
*/
#define WM8995_WSEQ_DATA_WIDTH94_MASK 0x0700 /* WSEQ_DATA_WIDTH94 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH94_SHIFT 8 /* WSEQ_DATA_WIDTH94 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH94_WIDTH 3 /* WSEQ_DATA_WIDTH94 - [10:8] */
#define WM8995_WSEQ_DATA_START94_MASK 0x000F /* WSEQ_DATA_START94 - [3:0] */
#define WM8995_WSEQ_DATA_START94_SHIFT 0 /* WSEQ_DATA_START94 - [3:0] */
#define WM8995_WSEQ_DATA_START94_WIDTH 4 /* WSEQ_DATA_START94 - [3:0] */
/*
* R12667 (0x317B) - Write Sequencer 379
*/
#define WM8995_WSEQ_EOS94 0x0100 /* WSEQ_EOS94 */
#define WM8995_WSEQ_EOS94_MASK 0x0100 /* WSEQ_EOS94 */
#define WM8995_WSEQ_EOS94_SHIFT 8 /* WSEQ_EOS94 */
#define WM8995_WSEQ_EOS94_WIDTH 1 /* WSEQ_EOS94 */
#define WM8995_WSEQ_DELAY94_MASK 0x000F /* WSEQ_DELAY94 - [3:0] */
#define WM8995_WSEQ_DELAY94_SHIFT 0 /* WSEQ_DELAY94 - [3:0] */
#define WM8995_WSEQ_DELAY94_WIDTH 4 /* WSEQ_DELAY94 - [3:0] */
/*
* R12668 (0x317C) - Write Sequencer 380
*/
#define WM8995_WSEQ_ADDR95_MASK 0x3FFF /* WSEQ_ADDR95 - [13:0] */
#define WM8995_WSEQ_ADDR95_SHIFT 0 /* WSEQ_ADDR95 - [13:0] */
#define WM8995_WSEQ_ADDR95_WIDTH 14 /* WSEQ_ADDR95 - [13:0] */
/*
* R12669 (0x317D) - Write Sequencer 381
*/
#define WM8995_WSEQ_DATA95_MASK 0x00FF /* WSEQ_DATA95 - [7:0] */
#define WM8995_WSEQ_DATA95_SHIFT 0 /* WSEQ_DATA95 - [7:0] */
#define WM8995_WSEQ_DATA95_WIDTH 8 /* WSEQ_DATA95 - [7:0] */
/*
* R12670 (0x317E) - Write Sequencer 382
*/
#define WM8995_WSEQ_DATA_WIDTH95_MASK 0x0700 /* WSEQ_DATA_WIDTH95 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH95_SHIFT 8 /* WSEQ_DATA_WIDTH95 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH95_WIDTH 3 /* WSEQ_DATA_WIDTH95 - [10:8] */
#define WM8995_WSEQ_DATA_START95_MASK 0x000F /* WSEQ_DATA_START95 - [3:0] */
#define WM8995_WSEQ_DATA_START95_SHIFT 0 /* WSEQ_DATA_START95 - [3:0] */
#define WM8995_WSEQ_DATA_START95_WIDTH 4 /* WSEQ_DATA_START95 - [3:0] */
/*
* R12671 (0x317F) - Write Sequencer 383
*/
#define WM8995_WSEQ_EOS95 0x0100 /* WSEQ_EOS95 */
#define WM8995_WSEQ_EOS95_MASK 0x0100 /* WSEQ_EOS95 */
#define WM8995_WSEQ_EOS95_SHIFT 8 /* WSEQ_EOS95 */
#define WM8995_WSEQ_EOS95_WIDTH 1 /* WSEQ_EOS95 */
#define WM8995_WSEQ_DELAY95_MASK 0x000F /* WSEQ_DELAY95 - [3:0] */
#define WM8995_WSEQ_DELAY95_SHIFT 0 /* WSEQ_DELAY95 - [3:0] */
#define WM8995_WSEQ_DELAY95_WIDTH 4 /* WSEQ_DELAY95 - [3:0] */
/*
* R12672 (0x3180) - Write Sequencer 384
*/
#define WM8995_WSEQ_ADDR96_MASK 0x3FFF /* WSEQ_ADDR96 - [13:0] */
#define WM8995_WSEQ_ADDR96_SHIFT 0 /* WSEQ_ADDR96 - [13:0] */
#define WM8995_WSEQ_ADDR96_WIDTH 14 /* WSEQ_ADDR96 - [13:0] */
/*
* R12673 (0x3181) - Write Sequencer 385
*/
#define WM8995_WSEQ_DATA96_MASK 0x00FF /* WSEQ_DATA96 - [7:0] */
#define WM8995_WSEQ_DATA96_SHIFT 0 /* WSEQ_DATA96 - [7:0] */
#define WM8995_WSEQ_DATA96_WIDTH 8 /* WSEQ_DATA96 - [7:0] */
/*
* R12674 (0x3182) - Write Sequencer 386
*/
#define WM8995_WSEQ_DATA_WIDTH96_MASK 0x0700 /* WSEQ_DATA_WIDTH96 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH96_SHIFT 8 /* WSEQ_DATA_WIDTH96 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH96_WIDTH 3 /* WSEQ_DATA_WIDTH96 - [10:8] */
#define WM8995_WSEQ_DATA_START96_MASK 0x000F /* WSEQ_DATA_START96 - [3:0] */
#define WM8995_WSEQ_DATA_START96_SHIFT 0 /* WSEQ_DATA_START96 - [3:0] */
#define WM8995_WSEQ_DATA_START96_WIDTH 4 /* WSEQ_DATA_START96 - [3:0] */
/*
* R12675 (0x3183) - Write Sequencer 387
*/
#define WM8995_WSEQ_EOS96 0x0100 /* WSEQ_EOS96 */
#define WM8995_WSEQ_EOS96_MASK 0x0100 /* WSEQ_EOS96 */
#define WM8995_WSEQ_EOS96_SHIFT 8 /* WSEQ_EOS96 */
#define WM8995_WSEQ_EOS96_WIDTH 1 /* WSEQ_EOS96 */
#define WM8995_WSEQ_DELAY96_MASK 0x000F /* WSEQ_DELAY96 - [3:0] */
#define WM8995_WSEQ_DELAY96_SHIFT 0 /* WSEQ_DELAY96 - [3:0] */
#define WM8995_WSEQ_DELAY96_WIDTH 4 /* WSEQ_DELAY96 - [3:0] */
/*
* R12676 (0x3184) - Write Sequencer 388
*/
#define WM8995_WSEQ_ADDR97_MASK 0x3FFF /* WSEQ_ADDR97 - [13:0] */
#define WM8995_WSEQ_ADDR97_SHIFT 0 /* WSEQ_ADDR97 - [13:0] */
#define WM8995_WSEQ_ADDR97_WIDTH 14 /* WSEQ_ADDR97 - [13:0] */
/*
* R12677 (0x3185) - Write Sequencer 389
*/
#define WM8995_WSEQ_DATA97_MASK 0x00FF /* WSEQ_DATA97 - [7:0] */
#define WM8995_WSEQ_DATA97_SHIFT 0 /* WSEQ_DATA97 - [7:0] */
#define WM8995_WSEQ_DATA97_WIDTH 8 /* WSEQ_DATA97 - [7:0] */
/*
* R12678 (0x3186) - Write Sequencer 390
*/
#define WM8995_WSEQ_DATA_WIDTH97_MASK 0x0700 /* WSEQ_DATA_WIDTH97 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH97_SHIFT 8 /* WSEQ_DATA_WIDTH97 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH97_WIDTH 3 /* WSEQ_DATA_WIDTH97 - [10:8] */
#define WM8995_WSEQ_DATA_START97_MASK 0x000F /* WSEQ_DATA_START97 - [3:0] */
#define WM8995_WSEQ_DATA_START97_SHIFT 0 /* WSEQ_DATA_START97 - [3:0] */
#define WM8995_WSEQ_DATA_START97_WIDTH 4 /* WSEQ_DATA_START97 - [3:0] */
/*
* R12679 (0x3187) - Write Sequencer 391
*/
#define WM8995_WSEQ_EOS97 0x0100 /* WSEQ_EOS97 */
#define WM8995_WSEQ_EOS97_MASK 0x0100 /* WSEQ_EOS97 */
#define WM8995_WSEQ_EOS97_SHIFT 8 /* WSEQ_EOS97 */
#define WM8995_WSEQ_EOS97_WIDTH 1 /* WSEQ_EOS97 */
#define WM8995_WSEQ_DELAY97_MASK 0x000F /* WSEQ_DELAY97 - [3:0] */
#define WM8995_WSEQ_DELAY97_SHIFT 0 /* WSEQ_DELAY97 - [3:0] */
#define WM8995_WSEQ_DELAY97_WIDTH 4 /* WSEQ_DELAY97 - [3:0] */
/*
* R12680 (0x3188) - Write Sequencer 392
*/
#define WM8995_WSEQ_ADDR98_MASK 0x3FFF /* WSEQ_ADDR98 - [13:0] */
#define WM8995_WSEQ_ADDR98_SHIFT 0 /* WSEQ_ADDR98 - [13:0] */
#define WM8995_WSEQ_ADDR98_WIDTH 14 /* WSEQ_ADDR98 - [13:0] */
/*
* R12681 (0x3189) - Write Sequencer 393
*/
#define WM8995_WSEQ_DATA98_MASK 0x00FF /* WSEQ_DATA98 - [7:0] */
#define WM8995_WSEQ_DATA98_SHIFT 0 /* WSEQ_DATA98 - [7:0] */
#define WM8995_WSEQ_DATA98_WIDTH 8 /* WSEQ_DATA98 - [7:0] */
/*
* R12682 (0x318A) - Write Sequencer 394
*/
#define WM8995_WSEQ_DATA_WIDTH98_MASK 0x0700 /* WSEQ_DATA_WIDTH98 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH98_SHIFT 8 /* WSEQ_DATA_WIDTH98 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH98_WIDTH 3 /* WSEQ_DATA_WIDTH98 - [10:8] */
#define WM8995_WSEQ_DATA_START98_MASK 0x000F /* WSEQ_DATA_START98 - [3:0] */
#define WM8995_WSEQ_DATA_START98_SHIFT 0 /* WSEQ_DATA_START98 - [3:0] */
#define WM8995_WSEQ_DATA_START98_WIDTH 4 /* WSEQ_DATA_START98 - [3:0] */
/*
* R12683 (0x318B) - Write Sequencer 395
*/
#define WM8995_WSEQ_EOS98 0x0100 /* WSEQ_EOS98 */
#define WM8995_WSEQ_EOS98_MASK 0x0100 /* WSEQ_EOS98 */
#define WM8995_WSEQ_EOS98_SHIFT 8 /* WSEQ_EOS98 */
#define WM8995_WSEQ_EOS98_WIDTH 1 /* WSEQ_EOS98 */
#define WM8995_WSEQ_DELAY98_MASK 0x000F /* WSEQ_DELAY98 - [3:0] */
#define WM8995_WSEQ_DELAY98_SHIFT 0 /* WSEQ_DELAY98 - [3:0] */
#define WM8995_WSEQ_DELAY98_WIDTH 4 /* WSEQ_DELAY98 - [3:0] */
/*
* R12684 (0x318C) - Write Sequencer 396
*/
#define WM8995_WSEQ_ADDR99_MASK 0x3FFF /* WSEQ_ADDR99 - [13:0] */
#define WM8995_WSEQ_ADDR99_SHIFT 0 /* WSEQ_ADDR99 - [13:0] */
#define WM8995_WSEQ_ADDR99_WIDTH 14 /* WSEQ_ADDR99 - [13:0] */
/*
* R12685 (0x318D) - Write Sequencer 397
*/
#define WM8995_WSEQ_DATA99_MASK 0x00FF /* WSEQ_DATA99 - [7:0] */
#define WM8995_WSEQ_DATA99_SHIFT 0 /* WSEQ_DATA99 - [7:0] */
#define WM8995_WSEQ_DATA99_WIDTH 8 /* WSEQ_DATA99 - [7:0] */
/*
* R12686 (0x318E) - Write Sequencer 398
*/
#define WM8995_WSEQ_DATA_WIDTH99_MASK 0x0700 /* WSEQ_DATA_WIDTH99 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH99_SHIFT 8 /* WSEQ_DATA_WIDTH99 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH99_WIDTH 3 /* WSEQ_DATA_WIDTH99 - [10:8] */
#define WM8995_WSEQ_DATA_START99_MASK 0x000F /* WSEQ_DATA_START99 - [3:0] */
#define WM8995_WSEQ_DATA_START99_SHIFT 0 /* WSEQ_DATA_START99 - [3:0] */
#define WM8995_WSEQ_DATA_START99_WIDTH 4 /* WSEQ_DATA_START99 - [3:0] */
/*
* R12687 (0x318F) - Write Sequencer 399
*/
#define WM8995_WSEQ_EOS99 0x0100 /* WSEQ_EOS99 */
#define WM8995_WSEQ_EOS99_MASK 0x0100 /* WSEQ_EOS99 */
#define WM8995_WSEQ_EOS99_SHIFT 8 /* WSEQ_EOS99 */
#define WM8995_WSEQ_EOS99_WIDTH 1 /* WSEQ_EOS99 */
#define WM8995_WSEQ_DELAY99_MASK 0x000F /* WSEQ_DELAY99 - [3:0] */
#define WM8995_WSEQ_DELAY99_SHIFT 0 /* WSEQ_DELAY99 - [3:0] */
#define WM8995_WSEQ_DELAY99_WIDTH 4 /* WSEQ_DELAY99 - [3:0] */
/*
* R12688 (0x3190) - Write Sequencer 400
*/
#define WM8995_WSEQ_ADDR100_MASK 0x3FFF /* WSEQ_ADDR100 - [13:0] */
#define WM8995_WSEQ_ADDR100_SHIFT 0 /* WSEQ_ADDR100 - [13:0] */
#define WM8995_WSEQ_ADDR100_WIDTH 14 /* WSEQ_ADDR100 - [13:0] */
/*
* R12689 (0x3191) - Write Sequencer 401
*/
#define WM8995_WSEQ_DATA100_MASK 0x00FF /* WSEQ_DATA100 - [7:0] */
#define WM8995_WSEQ_DATA100_SHIFT 0 /* WSEQ_DATA100 - [7:0] */
#define WM8995_WSEQ_DATA100_WIDTH 8 /* WSEQ_DATA100 - [7:0] */
/*
* R12690 (0x3192) - Write Sequencer 402
*/
#define WM8995_WSEQ_DATA_WIDTH100_MASK 0x0700 /* WSEQ_DATA_WIDTH100 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH100_SHIFT 8 /* WSEQ_DATA_WIDTH100 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH100_WIDTH 3 /* WSEQ_DATA_WIDTH100 - [10:8] */
#define WM8995_WSEQ_DATA_START100_MASK 0x000F /* WSEQ_DATA_START100 - [3:0] */
#define WM8995_WSEQ_DATA_START100_SHIFT 0 /* WSEQ_DATA_START100 - [3:0] */
#define WM8995_WSEQ_DATA_START100_WIDTH 4 /* WSEQ_DATA_START100 - [3:0] */
/*
* R12691 (0x3193) - Write Sequencer 403
*/
#define WM8995_WSEQ_EOS100 0x0100 /* WSEQ_EOS100 */
#define WM8995_WSEQ_EOS100_MASK 0x0100 /* WSEQ_EOS100 */
#define WM8995_WSEQ_EOS100_SHIFT 8 /* WSEQ_EOS100 */
#define WM8995_WSEQ_EOS100_WIDTH 1 /* WSEQ_EOS100 */
#define WM8995_WSEQ_DELAY100_MASK 0x000F /* WSEQ_DELAY100 - [3:0] */
#define WM8995_WSEQ_DELAY100_SHIFT 0 /* WSEQ_DELAY100 - [3:0] */
#define WM8995_WSEQ_DELAY100_WIDTH 4 /* WSEQ_DELAY100 - [3:0] */
/*
* R12692 (0x3194) - Write Sequencer 404
*/
#define WM8995_WSEQ_ADDR101_MASK 0x3FFF /* WSEQ_ADDR101 - [13:0] */
#define WM8995_WSEQ_ADDR101_SHIFT 0 /* WSEQ_ADDR101 - [13:0] */
#define WM8995_WSEQ_ADDR101_WIDTH 14 /* WSEQ_ADDR101 - [13:0] */
/*
* R12693 (0x3195) - Write Sequencer 405
*/
#define WM8995_WSEQ_DATA101_MASK 0x00FF /* WSEQ_DATA101 - [7:0] */
#define WM8995_WSEQ_DATA101_SHIFT 0 /* WSEQ_DATA101 - [7:0] */
#define WM8995_WSEQ_DATA101_WIDTH 8 /* WSEQ_DATA101 - [7:0] */
/*
* R12694 (0x3196) - Write Sequencer 406
*/
#define WM8995_WSEQ_DATA_WIDTH101_MASK 0x0700 /* WSEQ_DATA_WIDTH101 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH101_SHIFT 8 /* WSEQ_DATA_WIDTH101 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH101_WIDTH 3 /* WSEQ_DATA_WIDTH101 - [10:8] */
#define WM8995_WSEQ_DATA_START101_MASK 0x000F /* WSEQ_DATA_START101 - [3:0] */
#define WM8995_WSEQ_DATA_START101_SHIFT 0 /* WSEQ_DATA_START101 - [3:0] */
#define WM8995_WSEQ_DATA_START101_WIDTH 4 /* WSEQ_DATA_START101 - [3:0] */
/*
* R12695 (0x3197) - Write Sequencer 407
*/
#define WM8995_WSEQ_EOS101 0x0100 /* WSEQ_EOS101 */
#define WM8995_WSEQ_EOS101_MASK 0x0100 /* WSEQ_EOS101 */
#define WM8995_WSEQ_EOS101_SHIFT 8 /* WSEQ_EOS101 */
#define WM8995_WSEQ_EOS101_WIDTH 1 /* WSEQ_EOS101 */
#define WM8995_WSEQ_DELAY101_MASK 0x000F /* WSEQ_DELAY101 - [3:0] */
#define WM8995_WSEQ_DELAY101_SHIFT 0 /* WSEQ_DELAY101 - [3:0] */
#define WM8995_WSEQ_DELAY101_WIDTH 4 /* WSEQ_DELAY101 - [3:0] */
/*
* R12696 (0x3198) - Write Sequencer 408
*/
#define WM8995_WSEQ_ADDR102_MASK 0x3FFF /* WSEQ_ADDR102 - [13:0] */
#define WM8995_WSEQ_ADDR102_SHIFT 0 /* WSEQ_ADDR102 - [13:0] */
#define WM8995_WSEQ_ADDR102_WIDTH 14 /* WSEQ_ADDR102 - [13:0] */
/*
* R12697 (0x3199) - Write Sequencer 409
*/
#define WM8995_WSEQ_DATA102_MASK 0x00FF /* WSEQ_DATA102 - [7:0] */
#define WM8995_WSEQ_DATA102_SHIFT 0 /* WSEQ_DATA102 - [7:0] */
#define WM8995_WSEQ_DATA102_WIDTH 8 /* WSEQ_DATA102 - [7:0] */
/*
* R12698 (0x319A) - Write Sequencer 410
*/
#define WM8995_WSEQ_DATA_WIDTH102_MASK 0x0700 /* WSEQ_DATA_WIDTH102 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH102_SHIFT 8 /* WSEQ_DATA_WIDTH102 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH102_WIDTH 3 /* WSEQ_DATA_WIDTH102 - [10:8] */
#define WM8995_WSEQ_DATA_START102_MASK 0x000F /* WSEQ_DATA_START102 - [3:0] */
#define WM8995_WSEQ_DATA_START102_SHIFT 0 /* WSEQ_DATA_START102 - [3:0] */
#define WM8995_WSEQ_DATA_START102_WIDTH 4 /* WSEQ_DATA_START102 - [3:0] */
/*
* R12699 (0x319B) - Write Sequencer 411
*/
#define WM8995_WSEQ_EOS102 0x0100 /* WSEQ_EOS102 */
#define WM8995_WSEQ_EOS102_MASK 0x0100 /* WSEQ_EOS102 */
#define WM8995_WSEQ_EOS102_SHIFT 8 /* WSEQ_EOS102 */
#define WM8995_WSEQ_EOS102_WIDTH 1 /* WSEQ_EOS102 */
#define WM8995_WSEQ_DELAY102_MASK 0x000F /* WSEQ_DELAY102 - [3:0] */
#define WM8995_WSEQ_DELAY102_SHIFT 0 /* WSEQ_DELAY102 - [3:0] */
#define WM8995_WSEQ_DELAY102_WIDTH 4 /* WSEQ_DELAY102 - [3:0] */
/*
* R12700 (0x319C) - Write Sequencer 412
*/
#define WM8995_WSEQ_ADDR103_MASK 0x3FFF /* WSEQ_ADDR103 - [13:0] */
#define WM8995_WSEQ_ADDR103_SHIFT 0 /* WSEQ_ADDR103 - [13:0] */
#define WM8995_WSEQ_ADDR103_WIDTH 14 /* WSEQ_ADDR103 - [13:0] */
/*
* R12701 (0x319D) - Write Sequencer 413
*/
#define WM8995_WSEQ_DATA103_MASK 0x00FF /* WSEQ_DATA103 - [7:0] */
#define WM8995_WSEQ_DATA103_SHIFT 0 /* WSEQ_DATA103 - [7:0] */
#define WM8995_WSEQ_DATA103_WIDTH 8 /* WSEQ_DATA103 - [7:0] */
/*
* R12702 (0x319E) - Write Sequencer 414
*/
#define WM8995_WSEQ_DATA_WIDTH103_MASK 0x0700 /* WSEQ_DATA_WIDTH103 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH103_SHIFT 8 /* WSEQ_DATA_WIDTH103 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH103_WIDTH 3 /* WSEQ_DATA_WIDTH103 - [10:8] */
#define WM8995_WSEQ_DATA_START103_MASK 0x000F /* WSEQ_DATA_START103 - [3:0] */
#define WM8995_WSEQ_DATA_START103_SHIFT 0 /* WSEQ_DATA_START103 - [3:0] */
#define WM8995_WSEQ_DATA_START103_WIDTH 4 /* WSEQ_DATA_START103 - [3:0] */
/*
* R12703 (0x319F) - Write Sequencer 415
*/
#define WM8995_WSEQ_EOS103 0x0100 /* WSEQ_EOS103 */
#define WM8995_WSEQ_EOS103_MASK 0x0100 /* WSEQ_EOS103 */
#define WM8995_WSEQ_EOS103_SHIFT 8 /* WSEQ_EOS103 */
#define WM8995_WSEQ_EOS103_WIDTH 1 /* WSEQ_EOS103 */
#define WM8995_WSEQ_DELAY103_MASK 0x000F /* WSEQ_DELAY103 - [3:0] */
#define WM8995_WSEQ_DELAY103_SHIFT 0 /* WSEQ_DELAY103 - [3:0] */
#define WM8995_WSEQ_DELAY103_WIDTH 4 /* WSEQ_DELAY103 - [3:0] */
/*
* R12704 (0x31A0) - Write Sequencer 416
*/
#define WM8995_WSEQ_ADDR104_MASK 0x3FFF /* WSEQ_ADDR104 - [13:0] */
#define WM8995_WSEQ_ADDR104_SHIFT 0 /* WSEQ_ADDR104 - [13:0] */
#define WM8995_WSEQ_ADDR104_WIDTH 14 /* WSEQ_ADDR104 - [13:0] */
/*
* R12705 (0x31A1) - Write Sequencer 417
*/
#define WM8995_WSEQ_DATA104_MASK 0x00FF /* WSEQ_DATA104 - [7:0] */
#define WM8995_WSEQ_DATA104_SHIFT 0 /* WSEQ_DATA104 - [7:0] */
#define WM8995_WSEQ_DATA104_WIDTH 8 /* WSEQ_DATA104 - [7:0] */
/*
* R12706 (0x31A2) - Write Sequencer 418
*/
#define WM8995_WSEQ_DATA_WIDTH104_MASK 0x0700 /* WSEQ_DATA_WIDTH104 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH104_SHIFT 8 /* WSEQ_DATA_WIDTH104 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH104_WIDTH 3 /* WSEQ_DATA_WIDTH104 - [10:8] */
#define WM8995_WSEQ_DATA_START104_MASK 0x000F /* WSEQ_DATA_START104 - [3:0] */
#define WM8995_WSEQ_DATA_START104_SHIFT 0 /* WSEQ_DATA_START104 - [3:0] */
#define WM8995_WSEQ_DATA_START104_WIDTH 4 /* WSEQ_DATA_START104 - [3:0] */
/*
* R12707 (0x31A3) - Write Sequencer 419
*/
#define WM8995_WSEQ_EOS104 0x0100 /* WSEQ_EOS104 */
#define WM8995_WSEQ_EOS104_MASK 0x0100 /* WSEQ_EOS104 */
#define WM8995_WSEQ_EOS104_SHIFT 8 /* WSEQ_EOS104 */
#define WM8995_WSEQ_EOS104_WIDTH 1 /* WSEQ_EOS104 */
#define WM8995_WSEQ_DELAY104_MASK 0x000F /* WSEQ_DELAY104 - [3:0] */
#define WM8995_WSEQ_DELAY104_SHIFT 0 /* WSEQ_DELAY104 - [3:0] */
#define WM8995_WSEQ_DELAY104_WIDTH 4 /* WSEQ_DELAY104 - [3:0] */
/*
* R12708 (0x31A4) - Write Sequencer 420
*/
#define WM8995_WSEQ_ADDR105_MASK 0x3FFF /* WSEQ_ADDR105 - [13:0] */
#define WM8995_WSEQ_ADDR105_SHIFT 0 /* WSEQ_ADDR105 - [13:0] */
#define WM8995_WSEQ_ADDR105_WIDTH 14 /* WSEQ_ADDR105 - [13:0] */
/*
* R12709 (0x31A5) - Write Sequencer 421
*/
#define WM8995_WSEQ_DATA105_MASK 0x00FF /* WSEQ_DATA105 - [7:0] */
#define WM8995_WSEQ_DATA105_SHIFT 0 /* WSEQ_DATA105 - [7:0] */
#define WM8995_WSEQ_DATA105_WIDTH 8 /* WSEQ_DATA105 - [7:0] */
/*
* R12710 (0x31A6) - Write Sequencer 422
*/
#define WM8995_WSEQ_DATA_WIDTH105_MASK 0x0700 /* WSEQ_DATA_WIDTH105 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH105_SHIFT 8 /* WSEQ_DATA_WIDTH105 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH105_WIDTH 3 /* WSEQ_DATA_WIDTH105 - [10:8] */
#define WM8995_WSEQ_DATA_START105_MASK 0x000F /* WSEQ_DATA_START105 - [3:0] */
#define WM8995_WSEQ_DATA_START105_SHIFT 0 /* WSEQ_DATA_START105 - [3:0] */
#define WM8995_WSEQ_DATA_START105_WIDTH 4 /* WSEQ_DATA_START105 - [3:0] */
/*
* R12711 (0x31A7) - Write Sequencer 423
*/
#define WM8995_WSEQ_EOS105 0x0100 /* WSEQ_EOS105 */
#define WM8995_WSEQ_EOS105_MASK 0x0100 /* WSEQ_EOS105 */
#define WM8995_WSEQ_EOS105_SHIFT 8 /* WSEQ_EOS105 */
#define WM8995_WSEQ_EOS105_WIDTH 1 /* WSEQ_EOS105 */
#define WM8995_WSEQ_DELAY105_MASK 0x000F /* WSEQ_DELAY105 - [3:0] */
#define WM8995_WSEQ_DELAY105_SHIFT 0 /* WSEQ_DELAY105 - [3:0] */
#define WM8995_WSEQ_DELAY105_WIDTH 4 /* WSEQ_DELAY105 - [3:0] */
/*
* R12712 (0x31A8) - Write Sequencer 424
*/
#define WM8995_WSEQ_ADDR106_MASK 0x3FFF /* WSEQ_ADDR106 - [13:0] */
#define WM8995_WSEQ_ADDR106_SHIFT 0 /* WSEQ_ADDR106 - [13:0] */
#define WM8995_WSEQ_ADDR106_WIDTH 14 /* WSEQ_ADDR106 - [13:0] */
/*
* R12713 (0x31A9) - Write Sequencer 425
*/
#define WM8995_WSEQ_DATA106_MASK 0x00FF /* WSEQ_DATA106 - [7:0] */
#define WM8995_WSEQ_DATA106_SHIFT 0 /* WSEQ_DATA106 - [7:0] */
#define WM8995_WSEQ_DATA106_WIDTH 8 /* WSEQ_DATA106 - [7:0] */
/*
* R12714 (0x31AA) - Write Sequencer 426
*/
#define WM8995_WSEQ_DATA_WIDTH106_MASK 0x0700 /* WSEQ_DATA_WIDTH106 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH106_SHIFT 8 /* WSEQ_DATA_WIDTH106 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH106_WIDTH 3 /* WSEQ_DATA_WIDTH106 - [10:8] */
#define WM8995_WSEQ_DATA_START106_MASK 0x000F /* WSEQ_DATA_START106 - [3:0] */
#define WM8995_WSEQ_DATA_START106_SHIFT 0 /* WSEQ_DATA_START106 - [3:0] */
#define WM8995_WSEQ_DATA_START106_WIDTH 4 /* WSEQ_DATA_START106 - [3:0] */
/*
* R12715 (0x31AB) - Write Sequencer 427
*/
#define WM8995_WSEQ_EOS106 0x0100 /* WSEQ_EOS106 */
#define WM8995_WSEQ_EOS106_MASK 0x0100 /* WSEQ_EOS106 */
#define WM8995_WSEQ_EOS106_SHIFT 8 /* WSEQ_EOS106 */
#define WM8995_WSEQ_EOS106_WIDTH 1 /* WSEQ_EOS106 */
#define WM8995_WSEQ_DELAY106_MASK 0x000F /* WSEQ_DELAY106 - [3:0] */
#define WM8995_WSEQ_DELAY106_SHIFT 0 /* WSEQ_DELAY106 - [3:0] */
#define WM8995_WSEQ_DELAY106_WIDTH 4 /* WSEQ_DELAY106 - [3:0] */
/*
* R12716 (0x31AC) - Write Sequencer 428
*/
#define WM8995_WSEQ_ADDR107_MASK 0x3FFF /* WSEQ_ADDR107 - [13:0] */
#define WM8995_WSEQ_ADDR107_SHIFT 0 /* WSEQ_ADDR107 - [13:0] */
#define WM8995_WSEQ_ADDR107_WIDTH 14 /* WSEQ_ADDR107 - [13:0] */
/*
* R12717 (0x31AD) - Write Sequencer 429
*/
#define WM8995_WSEQ_DATA107_MASK 0x00FF /* WSEQ_DATA107 - [7:0] */
#define WM8995_WSEQ_DATA107_SHIFT 0 /* WSEQ_DATA107 - [7:0] */
#define WM8995_WSEQ_DATA107_WIDTH 8 /* WSEQ_DATA107 - [7:0] */
/*
* R12718 (0x31AE) - Write Sequencer 430
*/
#define WM8995_WSEQ_DATA_WIDTH107_MASK 0x0700 /* WSEQ_DATA_WIDTH107 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH107_SHIFT 8 /* WSEQ_DATA_WIDTH107 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH107_WIDTH 3 /* WSEQ_DATA_WIDTH107 - [10:8] */
#define WM8995_WSEQ_DATA_START107_MASK 0x000F /* WSEQ_DATA_START107 - [3:0] */
#define WM8995_WSEQ_DATA_START107_SHIFT 0 /* WSEQ_DATA_START107 - [3:0] */
#define WM8995_WSEQ_DATA_START107_WIDTH 4 /* WSEQ_DATA_START107 - [3:0] */
/*
* R12719 (0x31AF) - Write Sequencer 431
*/
#define WM8995_WSEQ_EOS107 0x0100 /* WSEQ_EOS107 */
#define WM8995_WSEQ_EOS107_MASK 0x0100 /* WSEQ_EOS107 */
#define WM8995_WSEQ_EOS107_SHIFT 8 /* WSEQ_EOS107 */
#define WM8995_WSEQ_EOS107_WIDTH 1 /* WSEQ_EOS107 */
#define WM8995_WSEQ_DELAY107_MASK 0x000F /* WSEQ_DELAY107 - [3:0] */
#define WM8995_WSEQ_DELAY107_SHIFT 0 /* WSEQ_DELAY107 - [3:0] */
#define WM8995_WSEQ_DELAY107_WIDTH 4 /* WSEQ_DELAY107 - [3:0] */
/*
* R12720 (0x31B0) - Write Sequencer 432
*/
#define WM8995_WSEQ_ADDR108_MASK 0x3FFF /* WSEQ_ADDR108 - [13:0] */
#define WM8995_WSEQ_ADDR108_SHIFT 0 /* WSEQ_ADDR108 - [13:0] */
#define WM8995_WSEQ_ADDR108_WIDTH 14 /* WSEQ_ADDR108 - [13:0] */
/*
* R12721 (0x31B1) - Write Sequencer 433
*/
#define WM8995_WSEQ_DATA108_MASK 0x00FF /* WSEQ_DATA108 - [7:0] */
#define WM8995_WSEQ_DATA108_SHIFT 0 /* WSEQ_DATA108 - [7:0] */
#define WM8995_WSEQ_DATA108_WIDTH 8 /* WSEQ_DATA108 - [7:0] */
/*
* R12722 (0x31B2) - Write Sequencer 434
*/
#define WM8995_WSEQ_DATA_WIDTH108_MASK 0x0700 /* WSEQ_DATA_WIDTH108 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH108_SHIFT 8 /* WSEQ_DATA_WIDTH108 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH108_WIDTH 3 /* WSEQ_DATA_WIDTH108 - [10:8] */
#define WM8995_WSEQ_DATA_START108_MASK 0x000F /* WSEQ_DATA_START108 - [3:0] */
#define WM8995_WSEQ_DATA_START108_SHIFT 0 /* WSEQ_DATA_START108 - [3:0] */
#define WM8995_WSEQ_DATA_START108_WIDTH 4 /* WSEQ_DATA_START108 - [3:0] */
/*
* R12723 (0x31B3) - Write Sequencer 435
*/
#define WM8995_WSEQ_EOS108 0x0100 /* WSEQ_EOS108 */
#define WM8995_WSEQ_EOS108_MASK 0x0100 /* WSEQ_EOS108 */
#define WM8995_WSEQ_EOS108_SHIFT 8 /* WSEQ_EOS108 */
#define WM8995_WSEQ_EOS108_WIDTH 1 /* WSEQ_EOS108 */
#define WM8995_WSEQ_DELAY108_MASK 0x000F /* WSEQ_DELAY108 - [3:0] */
#define WM8995_WSEQ_DELAY108_SHIFT 0 /* WSEQ_DELAY108 - [3:0] */
#define WM8995_WSEQ_DELAY108_WIDTH 4 /* WSEQ_DELAY108 - [3:0] */
/*
* R12724 (0x31B4) - Write Sequencer 436
*/
#define WM8995_WSEQ_ADDR109_MASK 0x3FFF /* WSEQ_ADDR109 - [13:0] */
#define WM8995_WSEQ_ADDR109_SHIFT 0 /* WSEQ_ADDR109 - [13:0] */
#define WM8995_WSEQ_ADDR109_WIDTH 14 /* WSEQ_ADDR109 - [13:0] */
/*
* R12725 (0x31B5) - Write Sequencer 437
*/
#define WM8995_WSEQ_DATA109_MASK 0x00FF /* WSEQ_DATA109 - [7:0] */
#define WM8995_WSEQ_DATA109_SHIFT 0 /* WSEQ_DATA109 - [7:0] */
#define WM8995_WSEQ_DATA109_WIDTH 8 /* WSEQ_DATA109 - [7:0] */
/*
* R12726 (0x31B6) - Write Sequencer 438
*/
#define WM8995_WSEQ_DATA_WIDTH109_MASK 0x0700 /* WSEQ_DATA_WIDTH109 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH109_SHIFT 8 /* WSEQ_DATA_WIDTH109 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH109_WIDTH 3 /* WSEQ_DATA_WIDTH109 - [10:8] */
#define WM8995_WSEQ_DATA_START109_MASK 0x000F /* WSEQ_DATA_START109 - [3:0] */
#define WM8995_WSEQ_DATA_START109_SHIFT 0 /* WSEQ_DATA_START109 - [3:0] */
#define WM8995_WSEQ_DATA_START109_WIDTH 4 /* WSEQ_DATA_START109 - [3:0] */
/*
* R12727 (0x31B7) - Write Sequencer 439
*/
#define WM8995_WSEQ_EOS109 0x0100 /* WSEQ_EOS109 */
#define WM8995_WSEQ_EOS109_MASK 0x0100 /* WSEQ_EOS109 */
#define WM8995_WSEQ_EOS109_SHIFT 8 /* WSEQ_EOS109 */
#define WM8995_WSEQ_EOS109_WIDTH 1 /* WSEQ_EOS109 */
#define WM8995_WSEQ_DELAY109_MASK 0x000F /* WSEQ_DELAY109 - [3:0] */
#define WM8995_WSEQ_DELAY109_SHIFT 0 /* WSEQ_DELAY109 - [3:0] */
#define WM8995_WSEQ_DELAY109_WIDTH 4 /* WSEQ_DELAY109 - [3:0] */
/*
* R12728 (0x31B8) - Write Sequencer 440
*/
#define WM8995_WSEQ_ADDR110_MASK 0x3FFF /* WSEQ_ADDR110 - [13:0] */
#define WM8995_WSEQ_ADDR110_SHIFT 0 /* WSEQ_ADDR110 - [13:0] */
#define WM8995_WSEQ_ADDR110_WIDTH 14 /* WSEQ_ADDR110 - [13:0] */
/*
* R12729 (0x31B9) - Write Sequencer 441
*/
#define WM8995_WSEQ_DATA110_MASK 0x00FF /* WSEQ_DATA110 - [7:0] */
#define WM8995_WSEQ_DATA110_SHIFT 0 /* WSEQ_DATA110 - [7:0] */
#define WM8995_WSEQ_DATA110_WIDTH 8 /* WSEQ_DATA110 - [7:0] */
/*
* R12730 (0x31BA) - Write Sequencer 442
*/
#define WM8995_WSEQ_DATA_WIDTH110_MASK 0x0700 /* WSEQ_DATA_WIDTH110 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH110_SHIFT 8 /* WSEQ_DATA_WIDTH110 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH110_WIDTH 3 /* WSEQ_DATA_WIDTH110 - [10:8] */
#define WM8995_WSEQ_DATA_START110_MASK 0x000F /* WSEQ_DATA_START110 - [3:0] */
#define WM8995_WSEQ_DATA_START110_SHIFT 0 /* WSEQ_DATA_START110 - [3:0] */
#define WM8995_WSEQ_DATA_START110_WIDTH 4 /* WSEQ_DATA_START110 - [3:0] */
/*
* R12731 (0x31BB) - Write Sequencer 443
*/
#define WM8995_WSEQ_EOS110 0x0100 /* WSEQ_EOS110 */
#define WM8995_WSEQ_EOS110_MASK 0x0100 /* WSEQ_EOS110 */
#define WM8995_WSEQ_EOS110_SHIFT 8 /* WSEQ_EOS110 */
#define WM8995_WSEQ_EOS110_WIDTH 1 /* WSEQ_EOS110 */
#define WM8995_WSEQ_DELAY110_MASK 0x000F /* WSEQ_DELAY110 - [3:0] */
#define WM8995_WSEQ_DELAY110_SHIFT 0 /* WSEQ_DELAY110 - [3:0] */
#define WM8995_WSEQ_DELAY110_WIDTH 4 /* WSEQ_DELAY110 - [3:0] */
/*
* R12732 (0x31BC) - Write Sequencer 444
*/
#define WM8995_WSEQ_ADDR111_MASK 0x3FFF /* WSEQ_ADDR111 - [13:0] */
#define WM8995_WSEQ_ADDR111_SHIFT 0 /* WSEQ_ADDR111 - [13:0] */
#define WM8995_WSEQ_ADDR111_WIDTH 14 /* WSEQ_ADDR111 - [13:0] */
/*
* R12733 (0x31BD) - Write Sequencer 445
*/
#define WM8995_WSEQ_DATA111_MASK 0x00FF /* WSEQ_DATA111 - [7:0] */
#define WM8995_WSEQ_DATA111_SHIFT 0 /* WSEQ_DATA111 - [7:0] */
#define WM8995_WSEQ_DATA111_WIDTH 8 /* WSEQ_DATA111 - [7:0] */
/*
* R12734 (0x31BE) - Write Sequencer 446
*/
#define WM8995_WSEQ_DATA_WIDTH111_MASK 0x0700 /* WSEQ_DATA_WIDTH111 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH111_SHIFT 8 /* WSEQ_DATA_WIDTH111 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH111_WIDTH 3 /* WSEQ_DATA_WIDTH111 - [10:8] */
#define WM8995_WSEQ_DATA_START111_MASK 0x000F /* WSEQ_DATA_START111 - [3:0] */
#define WM8995_WSEQ_DATA_START111_SHIFT 0 /* WSEQ_DATA_START111 - [3:0] */
#define WM8995_WSEQ_DATA_START111_WIDTH 4 /* WSEQ_DATA_START111 - [3:0] */
/*
* R12735 (0x31BF) - Write Sequencer 447
*/
#define WM8995_WSEQ_EOS111 0x0100 /* WSEQ_EOS111 */
#define WM8995_WSEQ_EOS111_MASK 0x0100 /* WSEQ_EOS111 */
#define WM8995_WSEQ_EOS111_SHIFT 8 /* WSEQ_EOS111 */
#define WM8995_WSEQ_EOS111_WIDTH 1 /* WSEQ_EOS111 */
#define WM8995_WSEQ_DELAY111_MASK 0x000F /* WSEQ_DELAY111 - [3:0] */
#define WM8995_WSEQ_DELAY111_SHIFT 0 /* WSEQ_DELAY111 - [3:0] */
#define WM8995_WSEQ_DELAY111_WIDTH 4 /* WSEQ_DELAY111 - [3:0] */
/*
* R12736 (0x31C0) - Write Sequencer 448
*/
#define WM8995_WSEQ_ADDR112_MASK 0x3FFF /* WSEQ_ADDR112 - [13:0] */
#define WM8995_WSEQ_ADDR112_SHIFT 0 /* WSEQ_ADDR112 - [13:0] */
#define WM8995_WSEQ_ADDR112_WIDTH 14 /* WSEQ_ADDR112 - [13:0] */
/*
* R12737 (0x31C1) - Write Sequencer 449
*/
#define WM8995_WSEQ_DATA112_MASK 0x00FF /* WSEQ_DATA112 - [7:0] */
#define WM8995_WSEQ_DATA112_SHIFT 0 /* WSEQ_DATA112 - [7:0] */
#define WM8995_WSEQ_DATA112_WIDTH 8 /* WSEQ_DATA112 - [7:0] */
/*
* R12738 (0x31C2) - Write Sequencer 450
*/
#define WM8995_WSEQ_DATA_WIDTH112_MASK 0x0700 /* WSEQ_DATA_WIDTH112 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH112_SHIFT 8 /* WSEQ_DATA_WIDTH112 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH112_WIDTH 3 /* WSEQ_DATA_WIDTH112 - [10:8] */
#define WM8995_WSEQ_DATA_START112_MASK 0x000F /* WSEQ_DATA_START112 - [3:0] */
#define WM8995_WSEQ_DATA_START112_SHIFT 0 /* WSEQ_DATA_START112 - [3:0] */
#define WM8995_WSEQ_DATA_START112_WIDTH 4 /* WSEQ_DATA_START112 - [3:0] */
/*
* R12739 (0x31C3) - Write Sequencer 451
*/
#define WM8995_WSEQ_EOS112 0x0100 /* WSEQ_EOS112 */
#define WM8995_WSEQ_EOS112_MASK 0x0100 /* WSEQ_EOS112 */
#define WM8995_WSEQ_EOS112_SHIFT 8 /* WSEQ_EOS112 */
#define WM8995_WSEQ_EOS112_WIDTH 1 /* WSEQ_EOS112 */
#define WM8995_WSEQ_DELAY112_MASK 0x000F /* WSEQ_DELAY112 - [3:0] */
#define WM8995_WSEQ_DELAY112_SHIFT 0 /* WSEQ_DELAY112 - [3:0] */
#define WM8995_WSEQ_DELAY112_WIDTH 4 /* WSEQ_DELAY112 - [3:0] */
/*
* R12740 (0x31C4) - Write Sequencer 452
*/
#define WM8995_WSEQ_ADDR113_MASK 0x3FFF /* WSEQ_ADDR113 - [13:0] */
#define WM8995_WSEQ_ADDR113_SHIFT 0 /* WSEQ_ADDR113 - [13:0] */
#define WM8995_WSEQ_ADDR113_WIDTH 14 /* WSEQ_ADDR113 - [13:0] */
/*
* R12741 (0x31C5) - Write Sequencer 453
*/
#define WM8995_WSEQ_DATA113_MASK 0x00FF /* WSEQ_DATA113 - [7:0] */
#define WM8995_WSEQ_DATA113_SHIFT 0 /* WSEQ_DATA113 - [7:0] */
#define WM8995_WSEQ_DATA113_WIDTH 8 /* WSEQ_DATA113 - [7:0] */
/*
* R12742 (0x31C6) - Write Sequencer 454
*/
#define WM8995_WSEQ_DATA_WIDTH113_MASK 0x0700 /* WSEQ_DATA_WIDTH113 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH113_SHIFT 8 /* WSEQ_DATA_WIDTH113 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH113_WIDTH 3 /* WSEQ_DATA_WIDTH113 - [10:8] */
#define WM8995_WSEQ_DATA_START113_MASK 0x000F /* WSEQ_DATA_START113 - [3:0] */
#define WM8995_WSEQ_DATA_START113_SHIFT 0 /* WSEQ_DATA_START113 - [3:0] */
#define WM8995_WSEQ_DATA_START113_WIDTH 4 /* WSEQ_DATA_START113 - [3:0] */
/*
* R12743 (0x31C7) - Write Sequencer 455
*/
#define WM8995_WSEQ_EOS113 0x0100 /* WSEQ_EOS113 */
#define WM8995_WSEQ_EOS113_MASK 0x0100 /* WSEQ_EOS113 */
#define WM8995_WSEQ_EOS113_SHIFT 8 /* WSEQ_EOS113 */
#define WM8995_WSEQ_EOS113_WIDTH 1 /* WSEQ_EOS113 */
#define WM8995_WSEQ_DELAY113_MASK 0x000F /* WSEQ_DELAY113 - [3:0] */
#define WM8995_WSEQ_DELAY113_SHIFT 0 /* WSEQ_DELAY113 - [3:0] */
#define WM8995_WSEQ_DELAY113_WIDTH 4 /* WSEQ_DELAY113 - [3:0] */
/*
* R12744 (0x31C8) - Write Sequencer 456
*/
#define WM8995_WSEQ_ADDR114_MASK 0x3FFF /* WSEQ_ADDR114 - [13:0] */
#define WM8995_WSEQ_ADDR114_SHIFT 0 /* WSEQ_ADDR114 - [13:0] */
#define WM8995_WSEQ_ADDR114_WIDTH 14 /* WSEQ_ADDR114 - [13:0] */
/*
* R12745 (0x31C9) - Write Sequencer 457
*/
#define WM8995_WSEQ_DATA114_MASK 0x00FF /* WSEQ_DATA114 - [7:0] */
#define WM8995_WSEQ_DATA114_SHIFT 0 /* WSEQ_DATA114 - [7:0] */
#define WM8995_WSEQ_DATA114_WIDTH 8 /* WSEQ_DATA114 - [7:0] */
/*
* R12746 (0x31CA) - Write Sequencer 458
*/
#define WM8995_WSEQ_DATA_WIDTH114_MASK 0x0700 /* WSEQ_DATA_WIDTH114 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH114_SHIFT 8 /* WSEQ_DATA_WIDTH114 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH114_WIDTH 3 /* WSEQ_DATA_WIDTH114 - [10:8] */
#define WM8995_WSEQ_DATA_START114_MASK 0x000F /* WSEQ_DATA_START114 - [3:0] */
#define WM8995_WSEQ_DATA_START114_SHIFT 0 /* WSEQ_DATA_START114 - [3:0] */
#define WM8995_WSEQ_DATA_START114_WIDTH 4 /* WSEQ_DATA_START114 - [3:0] */
/*
* R12747 (0x31CB) - Write Sequencer 459
*/
#define WM8995_WSEQ_EOS114 0x0100 /* WSEQ_EOS114 */
#define WM8995_WSEQ_EOS114_MASK 0x0100 /* WSEQ_EOS114 */
#define WM8995_WSEQ_EOS114_SHIFT 8 /* WSEQ_EOS114 */
#define WM8995_WSEQ_EOS114_WIDTH 1 /* WSEQ_EOS114 */
#define WM8995_WSEQ_DELAY114_MASK 0x000F /* WSEQ_DELAY114 - [3:0] */
#define WM8995_WSEQ_DELAY114_SHIFT 0 /* WSEQ_DELAY114 - [3:0] */
#define WM8995_WSEQ_DELAY114_WIDTH 4 /* WSEQ_DELAY114 - [3:0] */
/*
* R12748 (0x31CC) - Write Sequencer 460
*/
#define WM8995_WSEQ_ADDR115_MASK 0x3FFF /* WSEQ_ADDR115 - [13:0] */
#define WM8995_WSEQ_ADDR115_SHIFT 0 /* WSEQ_ADDR115 - [13:0] */
#define WM8995_WSEQ_ADDR115_WIDTH 14 /* WSEQ_ADDR115 - [13:0] */
/*
* R12749 (0x31CD) - Write Sequencer 461
*/
#define WM8995_WSEQ_DATA115_MASK 0x00FF /* WSEQ_DATA115 - [7:0] */
#define WM8995_WSEQ_DATA115_SHIFT 0 /* WSEQ_DATA115 - [7:0] */
#define WM8995_WSEQ_DATA115_WIDTH 8 /* WSEQ_DATA115 - [7:0] */
/*
* R12750 (0x31CE) - Write Sequencer 462
*/
#define WM8995_WSEQ_DATA_WIDTH115_MASK 0x0700 /* WSEQ_DATA_WIDTH115 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH115_SHIFT 8 /* WSEQ_DATA_WIDTH115 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH115_WIDTH 3 /* WSEQ_DATA_WIDTH115 - [10:8] */
#define WM8995_WSEQ_DATA_START115_MASK 0x000F /* WSEQ_DATA_START115 - [3:0] */
#define WM8995_WSEQ_DATA_START115_SHIFT 0 /* WSEQ_DATA_START115 - [3:0] */
#define WM8995_WSEQ_DATA_START115_WIDTH 4 /* WSEQ_DATA_START115 - [3:0] */
/*
* R12751 (0x31CF) - Write Sequencer 463
*/
#define WM8995_WSEQ_EOS115 0x0100 /* WSEQ_EOS115 */
#define WM8995_WSEQ_EOS115_MASK 0x0100 /* WSEQ_EOS115 */
#define WM8995_WSEQ_EOS115_SHIFT 8 /* WSEQ_EOS115 */
#define WM8995_WSEQ_EOS115_WIDTH 1 /* WSEQ_EOS115 */
#define WM8995_WSEQ_DELAY115_MASK 0x000F /* WSEQ_DELAY115 - [3:0] */
#define WM8995_WSEQ_DELAY115_SHIFT 0 /* WSEQ_DELAY115 - [3:0] */
#define WM8995_WSEQ_DELAY115_WIDTH 4 /* WSEQ_DELAY115 - [3:0] */
/*
* R12752 (0x31D0) - Write Sequencer 464
*/
#define WM8995_WSEQ_ADDR116_MASK 0x3FFF /* WSEQ_ADDR116 - [13:0] */
#define WM8995_WSEQ_ADDR116_SHIFT 0 /* WSEQ_ADDR116 - [13:0] */
#define WM8995_WSEQ_ADDR116_WIDTH 14 /* WSEQ_ADDR116 - [13:0] */
/*
* R12753 (0x31D1) - Write Sequencer 465
*/
#define WM8995_WSEQ_DATA116_MASK 0x00FF /* WSEQ_DATA116 - [7:0] */
#define WM8995_WSEQ_DATA116_SHIFT 0 /* WSEQ_DATA116 - [7:0] */
#define WM8995_WSEQ_DATA116_WIDTH 8 /* WSEQ_DATA116 - [7:0] */
/*
* R12754 (0x31D2) - Write Sequencer 466
*/
#define WM8995_WSEQ_DATA_WIDTH116_MASK 0x0700 /* WSEQ_DATA_WIDTH116 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH116_SHIFT 8 /* WSEQ_DATA_WIDTH116 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH116_WIDTH 3 /* WSEQ_DATA_WIDTH116 - [10:8] */
#define WM8995_WSEQ_DATA_START116_MASK 0x000F /* WSEQ_DATA_START116 - [3:0] */
#define WM8995_WSEQ_DATA_START116_SHIFT 0 /* WSEQ_DATA_START116 - [3:0] */
#define WM8995_WSEQ_DATA_START116_WIDTH 4 /* WSEQ_DATA_START116 - [3:0] */
/*
* R12755 (0x31D3) - Write Sequencer 467
*/
#define WM8995_WSEQ_EOS116 0x0100 /* WSEQ_EOS116 */
#define WM8995_WSEQ_EOS116_MASK 0x0100 /* WSEQ_EOS116 */
#define WM8995_WSEQ_EOS116_SHIFT 8 /* WSEQ_EOS116 */
#define WM8995_WSEQ_EOS116_WIDTH 1 /* WSEQ_EOS116 */
#define WM8995_WSEQ_DELAY116_MASK 0x000F /* WSEQ_DELAY116 - [3:0] */
#define WM8995_WSEQ_DELAY116_SHIFT 0 /* WSEQ_DELAY116 - [3:0] */
#define WM8995_WSEQ_DELAY116_WIDTH 4 /* WSEQ_DELAY116 - [3:0] */
/*
* R12756 (0x31D4) - Write Sequencer 468
*/
#define WM8995_WSEQ_ADDR117_MASK 0x3FFF /* WSEQ_ADDR117 - [13:0] */
#define WM8995_WSEQ_ADDR117_SHIFT 0 /* WSEQ_ADDR117 - [13:0] */
#define WM8995_WSEQ_ADDR117_WIDTH 14 /* WSEQ_ADDR117 - [13:0] */
/*
* R12757 (0x31D5) - Write Sequencer 469
*/
#define WM8995_WSEQ_DATA117_MASK 0x00FF /* WSEQ_DATA117 - [7:0] */
#define WM8995_WSEQ_DATA117_SHIFT 0 /* WSEQ_DATA117 - [7:0] */
#define WM8995_WSEQ_DATA117_WIDTH 8 /* WSEQ_DATA117 - [7:0] */
/*
* R12758 (0x31D6) - Write Sequencer 470
*/
#define WM8995_WSEQ_DATA_WIDTH117_MASK 0x0700 /* WSEQ_DATA_WIDTH117 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH117_SHIFT 8 /* WSEQ_DATA_WIDTH117 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH117_WIDTH 3 /* WSEQ_DATA_WIDTH117 - [10:8] */
#define WM8995_WSEQ_DATA_START117_MASK 0x000F /* WSEQ_DATA_START117 - [3:0] */
#define WM8995_WSEQ_DATA_START117_SHIFT 0 /* WSEQ_DATA_START117 - [3:0] */
#define WM8995_WSEQ_DATA_START117_WIDTH 4 /* WSEQ_DATA_START117 - [3:0] */
/*
* R12759 (0x31D7) - Write Sequencer 471
*/
#define WM8995_WSEQ_EOS117 0x0100 /* WSEQ_EOS117 */
#define WM8995_WSEQ_EOS117_MASK 0x0100 /* WSEQ_EOS117 */
#define WM8995_WSEQ_EOS117_SHIFT 8 /* WSEQ_EOS117 */
#define WM8995_WSEQ_EOS117_WIDTH 1 /* WSEQ_EOS117 */
#define WM8995_WSEQ_DELAY117_MASK 0x000F /* WSEQ_DELAY117 - [3:0] */
#define WM8995_WSEQ_DELAY117_SHIFT 0 /* WSEQ_DELAY117 - [3:0] */
#define WM8995_WSEQ_DELAY117_WIDTH 4 /* WSEQ_DELAY117 - [3:0] */
/*
* R12760 (0x31D8) - Write Sequencer 472
*/
#define WM8995_WSEQ_ADDR118_MASK 0x3FFF /* WSEQ_ADDR118 - [13:0] */
#define WM8995_WSEQ_ADDR118_SHIFT 0 /* WSEQ_ADDR118 - [13:0] */
#define WM8995_WSEQ_ADDR118_WIDTH 14 /* WSEQ_ADDR118 - [13:0] */
/*
* R12761 (0x31D9) - Write Sequencer 473
*/
#define WM8995_WSEQ_DATA118_MASK 0x00FF /* WSEQ_DATA118 - [7:0] */
#define WM8995_WSEQ_DATA118_SHIFT 0 /* WSEQ_DATA118 - [7:0] */
#define WM8995_WSEQ_DATA118_WIDTH 8 /* WSEQ_DATA118 - [7:0] */
/*
* R12762 (0x31DA) - Write Sequencer 474
*/
#define WM8995_WSEQ_DATA_WIDTH118_MASK 0x0700 /* WSEQ_DATA_WIDTH118 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH118_SHIFT 8 /* WSEQ_DATA_WIDTH118 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH118_WIDTH 3 /* WSEQ_DATA_WIDTH118 - [10:8] */
#define WM8995_WSEQ_DATA_START118_MASK 0x000F /* WSEQ_DATA_START118 - [3:0] */
#define WM8995_WSEQ_DATA_START118_SHIFT 0 /* WSEQ_DATA_START118 - [3:0] */
#define WM8995_WSEQ_DATA_START118_WIDTH 4 /* WSEQ_DATA_START118 - [3:0] */
/*
* R12763 (0x31DB) - Write Sequencer 475
*/
#define WM8995_WSEQ_EOS118 0x0100 /* WSEQ_EOS118 */
#define WM8995_WSEQ_EOS118_MASK 0x0100 /* WSEQ_EOS118 */
#define WM8995_WSEQ_EOS118_SHIFT 8 /* WSEQ_EOS118 */
#define WM8995_WSEQ_EOS118_WIDTH 1 /* WSEQ_EOS118 */
#define WM8995_WSEQ_DELAY118_MASK 0x000F /* WSEQ_DELAY118 - [3:0] */
#define WM8995_WSEQ_DELAY118_SHIFT 0 /* WSEQ_DELAY118 - [3:0] */
#define WM8995_WSEQ_DELAY118_WIDTH 4 /* WSEQ_DELAY118 - [3:0] */
/*
* R12764 (0x31DC) - Write Sequencer 476
*/
#define WM8995_WSEQ_ADDR119_MASK 0x3FFF /* WSEQ_ADDR119 - [13:0] */
#define WM8995_WSEQ_ADDR119_SHIFT 0 /* WSEQ_ADDR119 - [13:0] */
#define WM8995_WSEQ_ADDR119_WIDTH 14 /* WSEQ_ADDR119 - [13:0] */
/*
* R12765 (0x31DD) - Write Sequencer 477
*/
#define WM8995_WSEQ_DATA119_MASK 0x00FF /* WSEQ_DATA119 - [7:0] */
#define WM8995_WSEQ_DATA119_SHIFT 0 /* WSEQ_DATA119 - [7:0] */
#define WM8995_WSEQ_DATA119_WIDTH 8 /* WSEQ_DATA119 - [7:0] */
/*
* R12766 (0x31DE) - Write Sequencer 478
*/
#define WM8995_WSEQ_DATA_WIDTH119_MASK 0x0700 /* WSEQ_DATA_WIDTH119 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH119_SHIFT 8 /* WSEQ_DATA_WIDTH119 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH119_WIDTH 3 /* WSEQ_DATA_WIDTH119 - [10:8] */
#define WM8995_WSEQ_DATA_START119_MASK 0x000F /* WSEQ_DATA_START119 - [3:0] */
#define WM8995_WSEQ_DATA_START119_SHIFT 0 /* WSEQ_DATA_START119 - [3:0] */
#define WM8995_WSEQ_DATA_START119_WIDTH 4 /* WSEQ_DATA_START119 - [3:0] */
/*
* R12767 (0x31DF) - Write Sequencer 479
*/
#define WM8995_WSEQ_EOS119 0x0100 /* WSEQ_EOS119 */
#define WM8995_WSEQ_EOS119_MASK 0x0100 /* WSEQ_EOS119 */
#define WM8995_WSEQ_EOS119_SHIFT 8 /* WSEQ_EOS119 */
#define WM8995_WSEQ_EOS119_WIDTH 1 /* WSEQ_EOS119 */
#define WM8995_WSEQ_DELAY119_MASK 0x000F /* WSEQ_DELAY119 - [3:0] */
#define WM8995_WSEQ_DELAY119_SHIFT 0 /* WSEQ_DELAY119 - [3:0] */
#define WM8995_WSEQ_DELAY119_WIDTH 4 /* WSEQ_DELAY119 - [3:0] */
/*
* R12768 (0x31E0) - Write Sequencer 480
*/
#define WM8995_WSEQ_ADDR120_MASK 0x3FFF /* WSEQ_ADDR120 - [13:0] */
#define WM8995_WSEQ_ADDR120_SHIFT 0 /* WSEQ_ADDR120 - [13:0] */
#define WM8995_WSEQ_ADDR120_WIDTH 14 /* WSEQ_ADDR120 - [13:0] */
/*
* R12769 (0x31E1) - Write Sequencer 481
*/
#define WM8995_WSEQ_DATA120_MASK 0x00FF /* WSEQ_DATA120 - [7:0] */
#define WM8995_WSEQ_DATA120_SHIFT 0 /* WSEQ_DATA120 - [7:0] */
#define WM8995_WSEQ_DATA120_WIDTH 8 /* WSEQ_DATA120 - [7:0] */
/*
* R12770 (0x31E2) - Write Sequencer 482
*/
#define WM8995_WSEQ_DATA_WIDTH120_MASK 0x0700 /* WSEQ_DATA_WIDTH120 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH120_SHIFT 8 /* WSEQ_DATA_WIDTH120 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH120_WIDTH 3 /* WSEQ_DATA_WIDTH120 - [10:8] */
#define WM8995_WSEQ_DATA_START120_MASK 0x000F /* WSEQ_DATA_START120 - [3:0] */
#define WM8995_WSEQ_DATA_START120_SHIFT 0 /* WSEQ_DATA_START120 - [3:0] */
#define WM8995_WSEQ_DATA_START120_WIDTH 4 /* WSEQ_DATA_START120 - [3:0] */
/*
* R12771 (0x31E3) - Write Sequencer 483
*/
#define WM8995_WSEQ_EOS120 0x0100 /* WSEQ_EOS120 */
#define WM8995_WSEQ_EOS120_MASK 0x0100 /* WSEQ_EOS120 */
#define WM8995_WSEQ_EOS120_SHIFT 8 /* WSEQ_EOS120 */
#define WM8995_WSEQ_EOS120_WIDTH 1 /* WSEQ_EOS120 */
#define WM8995_WSEQ_DELAY120_MASK 0x000F /* WSEQ_DELAY120 - [3:0] */
#define WM8995_WSEQ_DELAY120_SHIFT 0 /* WSEQ_DELAY120 - [3:0] */
#define WM8995_WSEQ_DELAY120_WIDTH 4 /* WSEQ_DELAY120 - [3:0] */
/*
* R12772 (0x31E4) - Write Sequencer 484
*/
#define WM8995_WSEQ_ADDR121_MASK 0x3FFF /* WSEQ_ADDR121 - [13:0] */
#define WM8995_WSEQ_ADDR121_SHIFT 0 /* WSEQ_ADDR121 - [13:0] */
#define WM8995_WSEQ_ADDR121_WIDTH 14 /* WSEQ_ADDR121 - [13:0] */
/*
* R12773 (0x31E5) - Write Sequencer 485
*/
#define WM8995_WSEQ_DATA121_MASK 0x00FF /* WSEQ_DATA121 - [7:0] */
#define WM8995_WSEQ_DATA121_SHIFT 0 /* WSEQ_DATA121 - [7:0] */
#define WM8995_WSEQ_DATA121_WIDTH 8 /* WSEQ_DATA121 - [7:0] */
/*
* R12774 (0x31E6) - Write Sequencer 486
*/
#define WM8995_WSEQ_DATA_WIDTH121_MASK 0x0700 /* WSEQ_DATA_WIDTH121 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH121_SHIFT 8 /* WSEQ_DATA_WIDTH121 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH121_WIDTH 3 /* WSEQ_DATA_WIDTH121 - [10:8] */
#define WM8995_WSEQ_DATA_START121_MASK 0x000F /* WSEQ_DATA_START121 - [3:0] */
#define WM8995_WSEQ_DATA_START121_SHIFT 0 /* WSEQ_DATA_START121 - [3:0] */
#define WM8995_WSEQ_DATA_START121_WIDTH 4 /* WSEQ_DATA_START121 - [3:0] */
/*
* R12775 (0x31E7) - Write Sequencer 487
*/
#define WM8995_WSEQ_EOS121 0x0100 /* WSEQ_EOS121 */
#define WM8995_WSEQ_EOS121_MASK 0x0100 /* WSEQ_EOS121 */
#define WM8995_WSEQ_EOS121_SHIFT 8 /* WSEQ_EOS121 */
#define WM8995_WSEQ_EOS121_WIDTH 1 /* WSEQ_EOS121 */
#define WM8995_WSEQ_DELAY121_MASK 0x000F /* WSEQ_DELAY121 - [3:0] */
#define WM8995_WSEQ_DELAY121_SHIFT 0 /* WSEQ_DELAY121 - [3:0] */
#define WM8995_WSEQ_DELAY121_WIDTH 4 /* WSEQ_DELAY121 - [3:0] */
/*
* R12776 (0x31E8) - Write Sequencer 488
*/
#define WM8995_WSEQ_ADDR122_MASK 0x3FFF /* WSEQ_ADDR122 - [13:0] */
#define WM8995_WSEQ_ADDR122_SHIFT 0 /* WSEQ_ADDR122 - [13:0] */
#define WM8995_WSEQ_ADDR122_WIDTH 14 /* WSEQ_ADDR122 - [13:0] */
/*
* R12777 (0x31E9) - Write Sequencer 489
*/
#define WM8995_WSEQ_DATA122_MASK 0x00FF /* WSEQ_DATA122 - [7:0] */
#define WM8995_WSEQ_DATA122_SHIFT 0 /* WSEQ_DATA122 - [7:0] */
#define WM8995_WSEQ_DATA122_WIDTH 8 /* WSEQ_DATA122 - [7:0] */
/*
* R12778 (0x31EA) - Write Sequencer 490
*/
#define WM8995_WSEQ_DATA_WIDTH122_MASK 0x0700 /* WSEQ_DATA_WIDTH122 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH122_SHIFT 8 /* WSEQ_DATA_WIDTH122 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH122_WIDTH 3 /* WSEQ_DATA_WIDTH122 - [10:8] */
#define WM8995_WSEQ_DATA_START122_MASK 0x000F /* WSEQ_DATA_START122 - [3:0] */
#define WM8995_WSEQ_DATA_START122_SHIFT 0 /* WSEQ_DATA_START122 - [3:0] */
#define WM8995_WSEQ_DATA_START122_WIDTH 4 /* WSEQ_DATA_START122 - [3:0] */
/*
* R12779 (0x31EB) - Write Sequencer 491
*/
#define WM8995_WSEQ_EOS122 0x0100 /* WSEQ_EOS122 */
#define WM8995_WSEQ_EOS122_MASK 0x0100 /* WSEQ_EOS122 */
#define WM8995_WSEQ_EOS122_SHIFT 8 /* WSEQ_EOS122 */
#define WM8995_WSEQ_EOS122_WIDTH 1 /* WSEQ_EOS122 */
#define WM8995_WSEQ_DELAY122_MASK 0x000F /* WSEQ_DELAY122 - [3:0] */
#define WM8995_WSEQ_DELAY122_SHIFT 0 /* WSEQ_DELAY122 - [3:0] */
#define WM8995_WSEQ_DELAY122_WIDTH 4 /* WSEQ_DELAY122 - [3:0] */
/*
* R12780 (0x31EC) - Write Sequencer 492
*/
#define WM8995_WSEQ_ADDR123_MASK 0x3FFF /* WSEQ_ADDR123 - [13:0] */
#define WM8995_WSEQ_ADDR123_SHIFT 0 /* WSEQ_ADDR123 - [13:0] */
#define WM8995_WSEQ_ADDR123_WIDTH 14 /* WSEQ_ADDR123 - [13:0] */
/*
* R12781 (0x31ED) - Write Sequencer 493
*/
#define WM8995_WSEQ_DATA123_MASK 0x00FF /* WSEQ_DATA123 - [7:0] */
#define WM8995_WSEQ_DATA123_SHIFT 0 /* WSEQ_DATA123 - [7:0] */
#define WM8995_WSEQ_DATA123_WIDTH 8 /* WSEQ_DATA123 - [7:0] */
/*
* R12782 (0x31EE) - Write Sequencer 494
*/
#define WM8995_WSEQ_DATA_WIDTH123_MASK 0x0700 /* WSEQ_DATA_WIDTH123 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH123_SHIFT 8 /* WSEQ_DATA_WIDTH123 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH123_WIDTH 3 /* WSEQ_DATA_WIDTH123 - [10:8] */
#define WM8995_WSEQ_DATA_START123_MASK 0x000F /* WSEQ_DATA_START123 - [3:0] */
#define WM8995_WSEQ_DATA_START123_SHIFT 0 /* WSEQ_DATA_START123 - [3:0] */
#define WM8995_WSEQ_DATA_START123_WIDTH 4 /* WSEQ_DATA_START123 - [3:0] */
/*
* R12783 (0x31EF) - Write Sequencer 495
*/
#define WM8995_WSEQ_EOS123 0x0100 /* WSEQ_EOS123 */
#define WM8995_WSEQ_EOS123_MASK 0x0100 /* WSEQ_EOS123 */
#define WM8995_WSEQ_EOS123_SHIFT 8 /* WSEQ_EOS123 */
#define WM8995_WSEQ_EOS123_WIDTH 1 /* WSEQ_EOS123 */
#define WM8995_WSEQ_DELAY123_MASK 0x000F /* WSEQ_DELAY123 - [3:0] */
#define WM8995_WSEQ_DELAY123_SHIFT 0 /* WSEQ_DELAY123 - [3:0] */
#define WM8995_WSEQ_DELAY123_WIDTH 4 /* WSEQ_DELAY123 - [3:0] */
/*
* R12784 (0x31F0) - Write Sequencer 496
*/
#define WM8995_WSEQ_ADDR124_MASK 0x3FFF /* WSEQ_ADDR124 - [13:0] */
#define WM8995_WSEQ_ADDR124_SHIFT 0 /* WSEQ_ADDR124 - [13:0] */
#define WM8995_WSEQ_ADDR124_WIDTH 14 /* WSEQ_ADDR124 - [13:0] */
/*
* R12785 (0x31F1) - Write Sequencer 497
*/
#define WM8995_WSEQ_DATA124_MASK 0x00FF /* WSEQ_DATA124 - [7:0] */
#define WM8995_WSEQ_DATA124_SHIFT 0 /* WSEQ_DATA124 - [7:0] */
#define WM8995_WSEQ_DATA124_WIDTH 8 /* WSEQ_DATA124 - [7:0] */
/*
* R12786 (0x31F2) - Write Sequencer 498
*/
#define WM8995_WSEQ_DATA_WIDTH124_MASK 0x0700 /* WSEQ_DATA_WIDTH124 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH124_SHIFT 8 /* WSEQ_DATA_WIDTH124 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH124_WIDTH 3 /* WSEQ_DATA_WIDTH124 - [10:8] */
#define WM8995_WSEQ_DATA_START124_MASK 0x000F /* WSEQ_DATA_START124 - [3:0] */
#define WM8995_WSEQ_DATA_START124_SHIFT 0 /* WSEQ_DATA_START124 - [3:0] */
#define WM8995_WSEQ_DATA_START124_WIDTH 4 /* WSEQ_DATA_START124 - [3:0] */
/*
* R12787 (0x31F3) - Write Sequencer 499
*/
#define WM8995_WSEQ_EOS124 0x0100 /* WSEQ_EOS124 */
#define WM8995_WSEQ_EOS124_MASK 0x0100 /* WSEQ_EOS124 */
#define WM8995_WSEQ_EOS124_SHIFT 8 /* WSEQ_EOS124 */
#define WM8995_WSEQ_EOS124_WIDTH 1 /* WSEQ_EOS124 */
#define WM8995_WSEQ_DELAY124_MASK 0x000F /* WSEQ_DELAY124 - [3:0] */
#define WM8995_WSEQ_DELAY124_SHIFT 0 /* WSEQ_DELAY124 - [3:0] */
#define WM8995_WSEQ_DELAY124_WIDTH 4 /* WSEQ_DELAY124 - [3:0] */
/*
* R12788 (0x31F4) - Write Sequencer 500
*/
#define WM8995_WSEQ_ADDR125_MASK 0x3FFF /* WSEQ_ADDR125 - [13:0] */
#define WM8995_WSEQ_ADDR125_SHIFT 0 /* WSEQ_ADDR125 - [13:0] */
#define WM8995_WSEQ_ADDR125_WIDTH 14 /* WSEQ_ADDR125 - [13:0] */
/*
* R12789 (0x31F5) - Write Sequencer 501
*/
#define WM8995_WSEQ_DATA125_MASK 0x00FF /* WSEQ_DATA125 - [7:0] */
#define WM8995_WSEQ_DATA125_SHIFT 0 /* WSEQ_DATA125 - [7:0] */
#define WM8995_WSEQ_DATA125_WIDTH 8 /* WSEQ_DATA125 - [7:0] */
/*
* R12790 (0x31F6) - Write Sequencer 502
*/
#define WM8995_WSEQ_DATA_WIDTH125_MASK 0x0700 /* WSEQ_DATA_WIDTH125 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH125_SHIFT 8 /* WSEQ_DATA_WIDTH125 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH125_WIDTH 3 /* WSEQ_DATA_WIDTH125 - [10:8] */
#define WM8995_WSEQ_DATA_START125_MASK 0x000F /* WSEQ_DATA_START125 - [3:0] */
#define WM8995_WSEQ_DATA_START125_SHIFT 0 /* WSEQ_DATA_START125 - [3:0] */
#define WM8995_WSEQ_DATA_START125_WIDTH 4 /* WSEQ_DATA_START125 - [3:0] */
/*
* R12791 (0x31F7) - Write Sequencer 503
*/
#define WM8995_WSEQ_EOS125 0x0100 /* WSEQ_EOS125 */
#define WM8995_WSEQ_EOS125_MASK 0x0100 /* WSEQ_EOS125 */
#define WM8995_WSEQ_EOS125_SHIFT 8 /* WSEQ_EOS125 */
#define WM8995_WSEQ_EOS125_WIDTH 1 /* WSEQ_EOS125 */
#define WM8995_WSEQ_DELAY125_MASK 0x000F /* WSEQ_DELAY125 - [3:0] */
#define WM8995_WSEQ_DELAY125_SHIFT 0 /* WSEQ_DELAY125 - [3:0] */
#define WM8995_WSEQ_DELAY125_WIDTH 4 /* WSEQ_DELAY125 - [3:0] */
/*
* R12792 (0x31F8) - Write Sequencer 504
*/
#define WM8995_WSEQ_ADDR126_MASK 0x3FFF /* WSEQ_ADDR126 - [13:0] */
#define WM8995_WSEQ_ADDR126_SHIFT 0 /* WSEQ_ADDR126 - [13:0] */
#define WM8995_WSEQ_ADDR126_WIDTH 14 /* WSEQ_ADDR126 - [13:0] */
/*
* R12793 (0x31F9) - Write Sequencer 505
*/
#define WM8995_WSEQ_DATA126_MASK 0x00FF /* WSEQ_DATA126 - [7:0] */
#define WM8995_WSEQ_DATA126_SHIFT 0 /* WSEQ_DATA126 - [7:0] */
#define WM8995_WSEQ_DATA126_WIDTH 8 /* WSEQ_DATA126 - [7:0] */
/*
* R12794 (0x31FA) - Write Sequencer 506
*/
#define WM8995_WSEQ_DATA_WIDTH126_MASK 0x0700 /* WSEQ_DATA_WIDTH126 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH126_SHIFT 8 /* WSEQ_DATA_WIDTH126 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH126_WIDTH 3 /* WSEQ_DATA_WIDTH126 - [10:8] */
#define WM8995_WSEQ_DATA_START126_MASK 0x000F /* WSEQ_DATA_START126 - [3:0] */
#define WM8995_WSEQ_DATA_START126_SHIFT 0 /* WSEQ_DATA_START126 - [3:0] */
#define WM8995_WSEQ_DATA_START126_WIDTH 4 /* WSEQ_DATA_START126 - [3:0] */
/*
* R12795 (0x31FB) - Write Sequencer 507
*/
#define WM8995_WSEQ_EOS126 0x0100 /* WSEQ_EOS126 */
#define WM8995_WSEQ_EOS126_MASK 0x0100 /* WSEQ_EOS126 */
#define WM8995_WSEQ_EOS126_SHIFT 8 /* WSEQ_EOS126 */
#define WM8995_WSEQ_EOS126_WIDTH 1 /* WSEQ_EOS126 */
#define WM8995_WSEQ_DELAY126_MASK 0x000F /* WSEQ_DELAY126 - [3:0] */
#define WM8995_WSEQ_DELAY126_SHIFT 0 /* WSEQ_DELAY126 - [3:0] */
#define WM8995_WSEQ_DELAY126_WIDTH 4 /* WSEQ_DELAY126 - [3:0] */
/*
* R12796 (0x31FC) - Write Sequencer 508
*/
#define WM8995_WSEQ_ADDR127_MASK 0x3FFF /* WSEQ_ADDR127 - [13:0] */
#define WM8995_WSEQ_ADDR127_SHIFT 0 /* WSEQ_ADDR127 - [13:0] */
#define WM8995_WSEQ_ADDR127_WIDTH 14 /* WSEQ_ADDR127 - [13:0] */
/*
* R12797 (0x31FD) - Write Sequencer 509
*/
#define WM8995_WSEQ_DATA127_MASK 0x00FF /* WSEQ_DATA127 - [7:0] */
#define WM8995_WSEQ_DATA127_SHIFT 0 /* WSEQ_DATA127 - [7:0] */
#define WM8995_WSEQ_DATA127_WIDTH 8 /* WSEQ_DATA127 - [7:0] */
/*
* R12798 (0x31FE) - Write Sequencer 510
*/
#define WM8995_WSEQ_DATA_WIDTH127_MASK 0x0700 /* WSEQ_DATA_WIDTH127 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH127_SHIFT 8 /* WSEQ_DATA_WIDTH127 - [10:8] */
#define WM8995_WSEQ_DATA_WIDTH127_WIDTH 3 /* WSEQ_DATA_WIDTH127 - [10:8] */
#define WM8995_WSEQ_DATA_START127_MASK 0x000F /* WSEQ_DATA_START127 - [3:0] */
#define WM8995_WSEQ_DATA_START127_SHIFT 0 /* WSEQ_DATA_START127 - [3:0] */
#define WM8995_WSEQ_DATA_START127_WIDTH 4 /* WSEQ_DATA_START127 - [3:0] */
/*
* R12799 (0x31FF) - Write Sequencer 511
*/
#define WM8995_WSEQ_EOS127 0x0100 /* WSEQ_EOS127 */
#define WM8995_WSEQ_EOS127_MASK 0x0100 /* WSEQ_EOS127 */
#define WM8995_WSEQ_EOS127_SHIFT 8 /* WSEQ_EOS127 */
#define WM8995_WSEQ_EOS127_WIDTH 1 /* WSEQ_EOS127 */
#define WM8995_WSEQ_DELAY127_MASK 0x000F /* WSEQ_DELAY127 - [3:0] */
#define WM8995_WSEQ_DELAY127_SHIFT 0 /* WSEQ_DELAY127 - [3:0] */
#define WM8995_WSEQ_DELAY127_WIDTH 4 /* WSEQ_DELAY127 - [3:0] */
#define WM8995_CLASS_W_SWITCH(xname, reg, shift, max, invert) \
{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
.info = snd_soc_info_volsw, \
.get = snd_soc_dapm_get_volsw, .put = wm8995_put_class_w, \
.private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) \
}
struct wm8995_reg_access {
u16 read;
u16 write;
u16 vol;
};
/* Sources for AIF1/2 SYSCLK - use with set_dai_sysclk() */
enum clk_src {
WM8995_SYSCLK_MCLK1 = 1,
WM8995_SYSCLK_MCLK2,
WM8995_SYSCLK_FLL1,
WM8995_SYSCLK_FLL2,
WM8995_SYSCLK_OPCLK
};
#define WM8995_FLL1 1
#define WM8995_FLL2 2
#define WM8995_FLL_SRC_MCLK1 1
#define WM8995_FLL_SRC_MCLK2 2
#define WM8995_FLL_SRC_LRCLK 3
#define WM8995_FLL_SRC_BCLK 4
#endif /* _WM8995_H */
|