diff options
| author | Alex Deucher <alexdeucher@gmail.com> | 2010-07-15 10:51:10 -0400 |
|---|---|---|
| committer | Dave Airlie <airlied@redhat.com> | 2010-07-16 11:27:01 +1000 |
| commit | 8d369bb196f1f9111cb7ab839d4f420378fa7b30 (patch) | |
| tree | 50fab6e264572f10b5635581789532d3962d54c9 /drivers/gpu/drm/radeon/r300.c | |
| parent | 5099fa7f23d3711538cbe9fe072b4ce1ba814035 (diff) | |
| download | kernel_samsung_smdk4412-8d369bb196f1f9111cb7ab839d4f420378fa7b30.zip kernel_samsung_smdk4412-8d369bb196f1f9111cb7ab839d4f420378fa7b30.tar.gz kernel_samsung_smdk4412-8d369bb196f1f9111cb7ab839d4f420378fa7b30.tar.bz2 | |
drm/radeon/kms: fix gtt MC base alignment on rs4xx/rs690/rs740 asics
The asics in question have the following requirements with regard to
their gart setups:
1. The GART aperture size has to be in the form of 2^X bytes, where X is from 25 to 31
2. The GART aperture MC base has to be aligned to a boundary equal to the size of the
aperture.
3. The GART page table has to be aligned to the boundary equal to the size of the table.
4. The GART page table size is: table_entry_size * (aperture_size / page_size)
5. The GART page table has to be allocated in non-paged, non-cached, contiguous system
memory.
This patch takes care 2. The rest should already be handled properly.
This fixes a regression noticed by: Torsten Kaiser <just.for.lkml@googlemail.com>
Tested-by: Torsten Kaiser <just.for.lkml@googlemail.com>
Signed-off-by: Alex Deucher <alexdeucher@gmail.com>
Signed-off-by: Dave Airlie <airlied@redhat.com>
Diffstat (limited to 'drivers/gpu/drm/radeon/r300.c')
| -rw-r--r-- | drivers/gpu/drm/radeon/r300.c | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/gpu/drm/radeon/r300.c b/drivers/gpu/drm/radeon/r300.c index 7e81db5..0a1638c 100644 --- a/drivers/gpu/drm/radeon/r300.c +++ b/drivers/gpu/drm/radeon/r300.c @@ -481,6 +481,7 @@ void r300_mc_init(struct radeon_device *rdev) if (rdev->flags & RADEON_IS_IGP) base = (RREG32(RADEON_NB_TOM) & 0xffff) << 16; radeon_vram_location(rdev, &rdev->mc, base); + rdev->mc.gtt_base_align = 0; if (!(rdev->flags & RADEON_IS_AGP)) radeon_gtt_location(rdev, &rdev->mc); radeon_update_bandwidth_info(rdev); |