diff options
author | Andi Kleen <ak@suse.de> | 2006-03-25 16:30:22 +0100 |
---|---|---|
committer | Linus Torvalds <torvalds@g5.osdl.org> | 2006-03-25 09:10:55 -0800 |
commit | f2d3efedbecc04dc348d723e4c90b46731b3bb48 (patch) | |
tree | 982c7838a97a5c2420de392e5a36f49eaa1778b0 /include/asm-x86_64/io.h | |
parent | f083a329e63d471a5e9238e837772b1b76c218db (diff) | |
download | kernel_samsung_smdk4412-f2d3efedbecc04dc348d723e4c90b46731b3bb48.zip kernel_samsung_smdk4412-f2d3efedbecc04dc348d723e4c90b46731b3bb48.tar.gz kernel_samsung_smdk4412-f2d3efedbecc04dc348d723e4c90b46731b3bb48.tar.bz2 |
[PATCH] x86_64: Implement early DMI scanning
There are more and more cases where we need to know DMI information
early to work around bugs. i386 already had early DMI scanning, but
x86-64 didn't. Implement this now.
This required some cleanup in the i386 code.
Signed-off-by: Andi Kleen <ak@suse.de>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
Diffstat (limited to 'include/asm-x86_64/io.h')
-rw-r--r-- | include/asm-x86_64/io.h | 8 |
1 files changed, 3 insertions, 5 deletions
diff --git a/include/asm-x86_64/io.h b/include/asm-x86_64/io.h index a85fe83..ac12bda 100644 --- a/include/asm-x86_64/io.h +++ b/include/asm-x86_64/io.h @@ -135,6 +135,9 @@ static inline void __iomem * ioremap (unsigned long offset, unsigned long size) return __ioremap(offset, size, 0); } +extern void *early_ioremap(unsigned long addr, unsigned long size); +extern void early_iounmap(void *addr, unsigned long size); + /* * This one maps high address device memory and turns off caching for that area. * it's useful if some control registers are in such an area and write combining @@ -143,11 +146,6 @@ static inline void __iomem * ioremap (unsigned long offset, unsigned long size) extern void __iomem * ioremap_nocache (unsigned long offset, unsigned long size); extern void iounmap(volatile void __iomem *addr); -/* Use normal IO mappings for DMI */ -#define dmi_ioremap ioremap -#define dmi_iounmap(x,l) iounmap(x) -#define dmi_alloc(l) kmalloc(l, GFP_ATOMIC) - /* * ISA I/O bus memory addresses are 1:1 with the physical address. */ |