aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/include/asm/mipsregs.h
Commit message (Expand)AuthorAgeFilesLines
* MIPS: Add accessor macros for 64-bit performance counter registers.David Daney2011-10-241-0/+8
* Fix common misspellingsLucas De Marchi2011-03-311-2/+2
* MIPS: Add BMIPS CP0 register definitionsKevin Cernekee2010-10-291-0/+51
* MIPS: Define ST0_NMI in asm/mipsregs.hDavid Daney2010-08-051-0/+1
* MIPS FPU emulator: allow Cause bits of FCSR to be writeable by ctc1Shane McDonald2010-05-151-1/+8
* MIPS: Add accessor functions and bit definitions for c0_PageGrainDavid Daney2010-02-271-0/+11
* MIPS: Decode c0_config4 for large TLBs.David Daney2010-02-271-0/+4
* MIPS: PowerTV: Fix support for timer interrupts with > 64 external IRQsDavid VomLehn2010-01-281-0/+12
* MIPS: Add hugetlbfs page defines.David Daney2009-06-171-0/+16
* MIPS: Fix sign-extension bug in 32-bit kernel on 32-bit hardware.Ralf Baechle2009-05-141-4/+4
* MIPS: Cavium: Add support for 8k and 32k page sizes.Ralf Baechle2009-05-141-0/+11
* MIPS: SMTC: Bring set/clear/change_c0_## return value semantics uptodate.Kevin D. Kissell2009-05-141-8/+11
* MIPS: Change {set,clear,change}_c0_<foo> to return old value.Ralf Baechle2009-03-231-11/+11
* MIPS: Override assembler target architecture for octeon.David Daney2009-01-111-0/+2
* MIPS: Add Cavium OCTEON specific register definitions to mipsregs.hDavid Daney2009-01-111-0/+20
* MIPS: Add CONFIG_CPU_R5500 for NEC VR5500 series processorsShinya Kuribayashi2008-10-271-0/+1
* MIPS: Move headfiles to new location below arch/mips/includeRalf Baechle2008-10-111-0/+1526
generated by cgit v1.1 at 2024-05-05 01:53:06 +0000