aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/include
Commit message (Expand)AuthorAgeFilesLines
* MIPS: Implement Read Inhibit/eXecute InhibitDavid Daney2010-02-275-29/+128
* MIPS: Add TLBR and ROTR to uasm.David Daney2010-02-271-0/+4
* MIPS: Add accessor functions and bit definitions for c0_PageGrainDavid Daney2010-02-271-0/+11
* MIPS: TXx9: Remove forced serial console settingYoichi Yuasa2010-02-271-1/+0
* MIPS: Alchemy: Remove prom_getcmdline()Yoichi Yuasa2010-02-271-1/+0
* MIPS: Allow the auxv's elf_platform entry to be set.David Daney2010-02-271-7/+7
* MMC: AU1xMMC: Allow platforms to disable host capabilitiesManuel Lauss2010-02-271-0/+1
* MIPS: Move arch/mips/mm/uasm.h to arch/mips/include/asm/uasm.hFlorian Fainelli2010-02-271-0/+191
* MIPS: Support 36-bit iomem on 32-bit Au1x00pascal@pabr.org2010-02-271-2/+2
* MIPS: AR7: Implement clock APIFlorian Fainelli2010-02-271-20/+3
* MIPS: AR7: Implement gpiolibFlorian Fainelli2010-02-271-78/+8
* MIPS: msp71xx: remove unused prom_getcmdline()Yoichi Yuasa2010-02-271-1/+0
* MIPS: Nuke trailing blank linesRalf Baechle2010-02-2711-11/+0
* MIPS: Cleanup switches with cases that can be mergedRoel Kluin2010-02-271-6/+2
* MIPS: Decode c0_config4 for large TLBs.David Daney2010-02-271-0/+4
* MIPS: add readl/write_be accessorsFlorian Fainelli2010-02-271-0/+18
* MIPS: Loongson: Change the Email address of Wu ZhangjinWu Zhangjin2010-02-277-20/+8
* MIPS: Loongson: Cleanup of the environment variablesWu Zhangjin2010-02-271-1/+1
* MIPS: Octeon: Use optimized memory barrier primitives.David Daney2010-02-271-12/+31
* MIPS: New macro smp_mb__before_llsc.David Daney2010-02-276-25/+32
* MIPS: Remove unused macros from barrier.hDavid Daney2010-02-271-2/+0
* MIPS: Octeon: Add I2C platform device.David Daney2010-02-271-0/+5
* MIPS: Simplify param.h by using <asm-generic/param.h>Robert P. J. Day2010-02-271-16/+1
* MIPS: Two-level pagetables for 64-bit kernels with 64KB pages.David Daney2010-02-274-17/+37
* MIPS: Alchemy: Only build AU1000 INTC code for compatible cpusManuel Lauss2010-02-271-1/+1
* MIPS: Alchemy: use runtime cpu detection in GPIO code.Manuel Lauss2010-02-271-42/+48
* MIPS: Alchemy: Add au1000-eth platform deviceFlorian Fainelli2010-02-271-0/+17
* MIPS: Alchemy: Extended DB1200 board support.Manuel Lauss2010-02-271-28/+5
* MIPS: Alchemy: remove unused SYS area structureManuel Lauss2010-02-271-49/+0
* MIPS: Alchemy: get rid of superfluous UART definitionsManuel Lauss2010-02-271-92/+0
* MIPS: Alchemy: prom_putchar is board dependentManuel Lauss2010-02-271-0/+19
* MIPS: Alchemy: change dbdma to accept physical memory addressesManuel Lauss2010-02-271-2/+2
* MIPS: Alchemy: remove dbdma compat macrosManuel Lauss2010-02-271-21/+2
* MIPS: Alchemy: Stop IRQ name sharingManuel Lauss2010-02-272-381/+367
* MIPS: Alchemy: Simple cpu subtype detectorManuel Lauss2010-02-271-0/+31
* MIPS: Alchemy: devboards: wire up new PCMCIA driver.Manuel Lauss2010-02-276-116/+0
* MIPS: PCMCIA: new socket driver for Au1000 demoboards.Manuel Lauss2010-02-271-0/+14
* MIPS: Alchemy: remove board_init_irq() function.Manuel Lauss2010-02-273-15/+2
* MIPS: Alchemy: devboards: factor out PB1200 IRQ cascade code.Manuel Lauss2010-02-271-0/+3
* MIPS: Alchemy: devboard register abstractionManuel Lauss2010-02-277-458/+238
* Merge branch 'upstream' of git://ftp.linux-mips.org/pub/scm/upstream-linusLinus Torvalds2010-02-024-1/+14
|\
| * MIPS: 64-bit: Detect virtual memory sizeGuenter Roeck2010-02-023-1/+13
| * MIPS: Alchemy: Fix dbdma ring destruction memory debugcheck.Manuel Lauss2010-02-011-0/+1
* | MIPS: PowerTV: Fix support for timer interrupts with > 64 external IRQsDavid VomLehn2010-01-282-0/+13
* | MIPS: PowerTV: Streamline access to platform device registersDavid VomLehn2010-01-282-84/+141
|/
* MIPS: cpumask_of_node() should handle -1 as a nodeAnton Blanchard2010-01-121-1/+3
* Merge branch 'upstream' of git://ftp.linux-mips.org/pub/scm/upstream-linusLinus Torvalds2009-12-1741-451/+3535
|\
| * MIPS: eXcite: Remove platform.Ralf Baechle2009-12-178-365/+0
| * MIPS: Loongson: Cleanups of serial port supportWu Zhangjin2009-12-171-3/+11
| * MIPS: Cleanup signal code initializationRalf Baechle2009-12-171-8/+0