blob: ed5fc929cbb75caa4ed0f0a2c48e5161643b127f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
|
/* linux/arch/arm/mach-exynos/include/mach/dev-sysmmu.h
*
* Copyright (c) 2011 Samsung Electronics Co., Ltd.
* http://www.samsung.com
*
* EXYNOS - System MMU support
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
#ifndef _ARM_MACH_EXYNOS_SYSMMU_H_
#define _ARM_MACH_EXYNOS_SYSMMU_H_
#define SYSMMU_DEVNAME_BASE "s5p-sysmmu"
#ifdef CONFIG_S5P_SYSTEM_MMU
#include <linux/device.h>
#define SYSMMU_PLATDEV(ipname) exynos_device_sysmmu_##ipname
#ifdef CONFIG_EXYNOS_DEV_PD
#define ASSIGN_SYSMMU_POWERDOMAIN(ipname, powerdomain) \
SYSMMU_PLATDEV(ipname).dev.parent = powerdomain
#else
#define ASSIGN_SYSMMU_POWERDOMAIN(ipname, powerdomain) do { } while (0)
#endif
extern struct platform_device SYSMMU_PLATDEV(sss);
extern struct platform_device SYSMMU_PLATDEV(jpeg);
extern struct platform_device SYSMMU_PLATDEV(fimd1);
extern struct platform_device SYSMMU_PLATDEV(pcie);
extern struct platform_device SYSMMU_PLATDEV(2d);
extern struct platform_device SYSMMU_PLATDEV(rot);
extern struct platform_device SYSMMU_PLATDEV(mdma);
extern struct platform_device SYSMMU_PLATDEV(tv);
extern struct platform_device SYSMMU_PLATDEV(mfc_l);
extern struct platform_device SYSMMU_PLATDEV(mfc_r);
extern struct platform_device SYSMMU_PLATDEV(is_isp);
extern struct platform_device SYSMMU_PLATDEV(is_drc);
extern struct platform_device SYSMMU_PLATDEV(is_fd);
extern struct platform_device SYSMMU_PLATDEV(is_cpu);
extern struct platform_device SYSMMU_PLATDEV(flite0);
extern struct platform_device SYSMMU_PLATDEV(flite1);
extern struct platform_device SYSMMU_PLATDEV(flite2);
#ifdef CONFIG_ARCH_EXYNOS4
extern struct platform_device SYSMMU_PLATDEV(fimc0);
extern struct platform_device SYSMMU_PLATDEV(fimc1);
extern struct platform_device SYSMMU_PLATDEV(fimc2);
extern struct platform_device SYSMMU_PLATDEV(fimc3);
extern struct platform_device SYSMMU_PLATDEV(g2d_acp);
extern struct platform_device SYSMMU_PLATDEV(gps);
extern struct platform_device SYSMMU_PLATDEV(lite0);
extern struct platform_device SYSMMU_PLATDEV(lite1);
extern struct platform_device SYSMMU_PLATDEV(ispcx);
extern struct platform_device SYSMMU_PLATDEV(fimd0);
#endif
#ifdef CONFIG_ARCH_EXYNOS5
extern struct platform_device SYSMMU_PLATDEV(gsc0);
extern struct platform_device SYSMMU_PLATDEV(gsc1);
extern struct platform_device SYSMMU_PLATDEV(gsc2);
extern struct platform_device SYSMMU_PLATDEV(gsc3);
extern struct platform_device SYSMMU_PLATDEV(is_sclrc);
extern struct platform_device SYSMMU_PLATDEV(is_sclrp);
extern struct platform_device SYSMMU_PLATDEV(is_odc);
extern struct platform_device SYSMMU_PLATDEV(is_dis0);
extern struct platform_device SYSMMU_PLATDEV(is_dis1);
extern struct platform_device SYSMMU_PLATDEV(is_3dnr);
#endif
static inline void sysmmu_set_owner(struct device *sysmmu, struct device *owner)
{
sysmmu->platform_data = owner;
}
#else /* !CONFIG_S5P_SYSTEM_MMU */
#define sysmmu_set_owner(sysmmu, owner) do { } while (0)
#define ASSIGN_SYSMMU_POWERDOMAIN(ipname, powerdomain) do { } while (0)
#endif
#define SYSMMU_CLOCK_NAME(ipname, id) SYSMMU_DEVNAME_BASE "." #id
#endif /* _ARM_MACH_EXYNOS_SYSMMU_H_ */
|
