blob: 823d548943b0fea895f03bad64d52d3434b8fe7f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
|
/*
* linux/arch/arm/mach-exynos/include/mach/exynos-clock.h
*
* Copyright (c) 2011 Samsung Electronics Co., Ltd.
* http://www.samsung.com
*
* Header file for exynos4 clock support
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
#ifndef __ASM_ARCH_CLOCK_H
#define __ASM_ARCH_CLOCK_H __FILE__
#include <linux/clk.h>
extern struct clk exynos4_clk_sclk_hdmi27m;
extern struct clk exynos4_clk_sclk_usbphy0;
extern struct clk exynos4_clk_sclk_usbphy1;
extern struct clk exynos4_clk_sclk_hdmiphy;
extern struct clk exynos4_clk_fimg2d;
extern struct clksrc_clk exynos4_clk_sclk_apll;
extern struct clksrc_clk exynos4_clk_mout_mpll;
extern struct clksrc_clk exynos4_clk_aclk_160;
extern struct clksrc_clk exynos4_clk_aclk_133;
extern struct clksrc_clk exynos4_clk_aclk_200;
#ifdef CONFIG_CPU_EXYNOS4212
extern struct clksrc_clk exynos4212_clk_aclk_266;
extern struct clksrc_clk exynos4212_clk_aclk_400_mcuisp;
#endif
extern struct clksrc_clk exynos4_clk_mout_epll;
extern struct clksrc_clk exynos4_clk_sclk_vpll;
extern struct clksrc_clk exynos4_clk_mout_g2d0;
extern struct clksrc_clk exynos4_clk_mout_g2d1;
extern struct clksrc_clk exynos4_clk_sclk_fimg2d;
extern struct clk *exynos4_clkset_corebus_list[];
extern struct clksrc_sources exynos4_clkset_mout_corebus;
extern struct clk *exynos4_clkset_aclk_top_list[];
extern struct clksrc_sources exynos4_clkset_aclk;
extern struct clk *exynos4_clkset_group_list[];
extern struct clksrc_sources exynos4_clkset_group;
extern struct clk *exynos4_clkset_mout_mfc0_list[];
extern struct clk exynos4_init_dmaclocks[];
/* For vpll */
struct vpll_div_data {
u32 rate;
u32 pdiv;
u32 mdiv;
u32 sdiv;
u32 k;
u32 mfr;
u32 mrr;
u32 vsel;
};
extern struct clk_ops exynos4_vpll_ops;
extern struct clk_ops exynos4_epll_ops;
extern int exynos4_clksrc_mask_fsys_ctrl(struct clk *clk, int enable);
extern int exynos4_clk_ip_fsys_ctrl(struct clk *clk, int enable);
extern int exynos4_clk_ip_image_ctrl(struct clk *clk, int enable);
extern int exynos4_clk_ip_leftbus_ctrl(struct clk *clk, int enable);
extern int exynos4_clk_ip_rightbus_ctrl(struct clk *clk, int enable);
extern int exynos4_clk_ip_peril_ctrl(struct clk *clk, int enable);
extern int exynos4_clk_ip_perir_ctrl(struct clk *clk, int enable);
extern int exynos4_clk_ip_cam_ctrl(struct clk *clk, int enable);
extern int exynos4_clk_ip_tv_ctrl(struct clk *clk, int enable);
extern int exynos4_clk_ip_gps_ctrl(struct clk *clk, int enable);
extern int exynos4_clk_ip_dmc_ctrl(struct clk *clk, int enable);
#endif /* __ASM_ARCH_CLOCK_H */
|
