blob: e56eb16649e3244c4253f5c2e2a6d81901f47ac3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
|
/* linux/arch/arm/mach-exynos/include/mach/regs-usb-phy-4212.h
*
* Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
* http://www.samsung.com
*
* EXYNOS4 - 4212 USB PHY definition
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
#ifndef __ASM_ARCH_REGS_USB_PHY_4212_H
#define __ASM_ARCH_REGS_USB_PHY_4212_H __FILE__
/* EXYNOS4212 HSIC PHYPWR */
#define EXYNOS4212_HSIC1_NORMAL_MASK (0x7 << 12)
#define EXYNOS4212_HSIC1_SLEEP (1 << 14)
#define EXYNOS4212_HSIC1_ANALOG_POWERDOWN (1 << 13)
#define EXYNOS4212_HSIC1_FORCE_SUSPEND (1 << 12)
#define EXYNOS4212_HSIC0_NORMAL_MASK (0x7 << 9)
#define EXYNOS4212_HSIC0_SLEEP (1 << 11)
#define EXYNOS4212_HSIC0_ANALOG_POWERDOWN (1 << 10)
#define EXYNOS4212_HSIC0_FORCE_SUSPEND (1 << 9)
/* EXYNOS4212 PHYCLK */
#define EXYNOS4212_PHY0_ID_PULLUP (1 << 3)
#define EXYNOS4212_CLKSEL_MASK (0x7 << 0)
#define EXYNOS4212_CLKSEL_SHIFT (0)
#define EXYNOS4212_CLKSEL_9600K (0x0 << 0)
#define EXYNOS4212_CLKSEL_10M (0x1 << 0)
#define EXYNOS4212_CLKSEL_12M (0x2 << 0)
#define EXYNOS4212_CLKSEL_19200K (0x3 << 0)
#define EXYNOS4212_CLKSEL_20M (0x4 << 0)
#define EXYNOS4212_CLKSEL_24M (0x5 << 0)
/* EXYNOS4212 PHYCLK */
#define EXYNOS4212_HOST_LINK_PORT_SWRST_MASK (0xf << 7)
#define EXYNOS4212_HOST_LINK_PORT2_SWRST (1 << 10)
#define EXYNOS4212_HOST_LINK_PORT1_SWRST (1 << 9)
#define EXYNOS4212_HOST_LINK_PORT0_SWRST (1 << 8)
#define EXYNOS4212_HOST_LINK_ALL_SWRST (1 << 7)
#define EXYNOS4212_PHY1_SWRST_MASK (0xf << 3)
#define EXYNOS4212_PHY1_HSIC1_SWRST (1 << 6)
#define EXYNOS4212_PHY1_HSIC0_SWRST (1 << 5)
#define EXYNOS4212_PHY1_SWRST (1 << 4)
#define EXYNOS4212_HOST_PHY_SWRST (1 << 3)
#endif /* __ASM_ARCH_REGS_USB_PHY_4212_H */
|
