aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/video/mx3fb.c
blob: 8a75d05f4334ed4c56555f636864725a10f6f2af (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
/*
 * Copyright (C) 2008
 * Guennadi Liakhovetski, DENX Software Engineering, <lg@denx.de>
 *
 * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/platform_device.h>
#include <linux/sched.h>
#include <linux/errno.h>
#include <linux/string.h>
#include <linux/interrupt.h>
#include <linux/slab.h>
#include <linux/fb.h>
#include <linux/delay.h>
#include <linux/init.h>
#include <linux/ioport.h>
#include <linux/dma-mapping.h>
#include <linux/dmaengine.h>
#include <linux/console.h>
#include <linux/clk.h>
#include <linux/mutex.h>

#include <mach/hardware.h>
#include <mach/ipu.h>
#include <mach/mx3fb.h>

#include <asm/io.h>
#include <asm/uaccess.h>

#define MX3FB_NAME             "mx3_sdc_fb"

#define MX3FB_REG_OFFSET       0xB4

/* SDC Registers */
#define SDC_COM_CONF           (0xB4 - MX3FB_REG_OFFSET)
#define SDC_GW_CTRL            (0xB8 - MX3FB_REG_OFFSET)
#define SDC_FG_POS             (0xBC - MX3FB_REG_OFFSET)
#define SDC_BG_POS             (0xC0 - MX3FB_REG_OFFSET)
#define SDC_CUR_POS            (0xC4 - MX3FB_REG_OFFSET)
#define SDC_PWM_CTRL           (0xC8 - MX3FB_REG_OFFSET)
#define SDC_CUR_MAP            (0xCC - MX3FB_REG_OFFSET)
#define SDC_HOR_CONF           (0xD0 - MX3FB_REG_OFFSET)
#define SDC_VER_CONF           (0xD4 - MX3FB_REG_OFFSET)
#define SDC_SHARP_CONF_1       (0xD8 - MX3FB_REG_OFFSET)
#define SDC_SHARP_CONF_2       (0xDC - MX3FB_REG_OFFSET)

/* Register bits */
#define SDC_COM_TFT_COLOR      0x00000001UL
#define SDC_COM_FG_EN          0x00000010UL
#define SDC_COM_GWSEL          0x00000020UL
#define SDC_COM_GLB_A          0x00000040UL
#define SDC_COM_KEY_COLOR_G    0x00000080UL
#define SDC_COM_BG_EN          0x00000200UL
#define SDC_COM_SHARP          0x00001000UL

#define SDC_V_SYNC_WIDTH_L     0x00000001UL

/* Display Interface registers */
#define DI_DISP_IF_CONF                (0x0124 - MX3FB_REG_OFFSET)
#define DI_DISP_SIG_POL                (0x0128 - MX3FB_REG_OFFSET)
#define DI_SER_DISP1_CONF      (0x012C - MX3FB_REG_OFFSET)
#define DI_SER_DISP2_CONF      (0x0130 - MX3FB_REG_OFFSET)
#define DI_HSP_CLK_PER         (0x0134 - MX3FB_REG_OFFSET)
#define DI_DISP0_TIME_CONF_1   (0x0138 - MX3FB_REG_OFFSET)
#define DI_DISP0_TIME_CONF_2   (0x013C - MX3FB_REG_OFFSET)
#define DI_DISP0_TIME_CONF_3   (0x0140 - MX3FB_REG_OFFSET)
#define DI_DISP1_TIME_CONF_1   (0x0144 - MX3FB_REG_OFFSET)
#define DI_DISP1_TIME_CONF_2   (0x0148 - MX3FB_REG_OFFSET)
#define DI_DISP1_TIME_CONF_3   (0x014C - MX3FB_REG_OFFSET)
#define DI_DISP2_TIME_CONF_1   (0x0150 - MX3FB_REG_OFFSET)
#define DI_DISP2_TIME_CONF_2   (0x0154 - MX3FB_REG_OFFSET)
#define DI_DISP2_TIME_CONF_3   (0x0158 - MX3FB_REG_OFFSET)
#define DI_DISP3_TIME_CONF     (0x015C - MX3FB_REG_OFFSET)
#define DI_DISP0_DB0_MAP       (0x0160 - MX3FB_REG_OFFSET)
#define DI_DISP0_DB1_MAP       (0x0164 - MX3FB_REG_OFFSET)
#define DI_DISP0_DB2_MAP       (0x0168 - MX3FB_REG_OFFSET)
#define DI_DISP0_CB0_MAP       (0x016C - MX3FB_REG_OFFSET)
#define DI_DISP0_CB1_MAP       (0x0170 - MX3FB_REG_OFFSET)
#define DI_DISP0_CB2_MAP       (0x0174 - MX3FB_REG_OFFSET)
#define DI_DISP1_DB0_MAP       (0x0178 - MX3FB_REG_OFFSET)
#define DI_DISP1_DB1_MAP       (0x017C - MX3FB_REG_OFFSET)
#define DI_DISP1_DB2_MAP       (0x0180 - MX3FB_REG_OFFSET)
#define DI_DISP1_CB0_MAP       (0x0184 - MX3FB_REG_OFFSET)
#define DI_DISP1_CB1_MAP       (0x0188 - MX3FB_REG_OFFSET)
#define DI_DISP1_CB2_MAP       (0x018C - MX3FB_REG_OFFSET)
#define DI_DISP2_DB0_MAP       (0x0190 - MX3FB_REG_OFFSET)
#define DI_DISP2_DB1_MAP       (0x0194 - MX3FB_REG_OFFSET)
#define DI_DISP2_DB2_MAP       (0x0198 - MX3FB_REG_OFFSET)
#define DI_DISP2_CB0_MAP       (0x019C - MX3FB_REG_OFFSET)
#define DI_DISP2_CB1_MAP       (0x01A0 - MX3FB_REG_OFFSET)
#define DI_DISP2_CB2_MAP       (0x01A4 - MX3FB_REG_OFFSET)
#define DI_DISP3_B0_MAP                (0x01A8 - MX3FB_REG_OFFSET)
#define DI_DISP3_B1_MAP                (0x01AC - MX3FB_REG_OFFSET)
#define DI_DISP3_B2_MAP                (0x01B0 - MX3FB_REG_OFFSET)
#define DI_DISP_ACC_CC         (0x01B4 - MX3FB_REG_OFFSET)
#define DI_DISP_LLA_CONF       (0x01B8 - MX3FB_REG_OFFSET)
#define DI_DISP_LLA_DATA       (0x01BC - MX3FB_REG_OFFSET)

/* DI_DISP_SIG_POL bits */
#define DI_D3_VSYNC_POL_SHIFT          28
#define DI_D3_HSYNC_POL_SHIFT          27
#define DI_D3_DRDY_SHARP_POL_SHIFT     26
#define DI_D3_CLK_POL_SHIFT            25
#define DI_D3_DATA_POL_SHIFT           24

/* DI_DISP_IF_CONF bits */
#define DI_D3_CLK_IDLE_SHIFT           26
#define DI_D3_CLK_SEL_SHIFT            25
#define DI_D3_DATAMSK_SHIFT            24

enum ipu_panel {
       IPU_PANEL_SHARP_TFT,
       IPU_PANEL_TFT,
};

struct ipu_di_signal_cfg {
       unsigned datamask_en:1;
       unsigned clksel_en:1;
       unsigned clkidle_en:1;
       unsigned data_pol:1;    /* true = inverted */
       unsigned clk_pol:1;     /* true = rising edge */
       unsigned enable_pol:1;
       unsigned Hsync_pol:1;   /* true = active high */
       unsigned Vsync_pol:1;
};

static const struct fb_videomode mx3fb_modedb[] = {
       {
               /* 240x320 @ 60 Hz */
               .name           = "Sharp-QVGA",
               .refresh        = 60,
               .xres           = 240,
               .yres           = 320,
               .pixclock       = 185925,
               .left_margin    = 9,
               .right_margin   = 16,
               .upper_margin   = 7,
               .lower_margin   = 9,
               .hsync_len      = 1,
               .vsync_len      = 1,
               .sync           = FB_SYNC_HOR_HIGH_ACT | FB_SYNC_SHARP_MODE |
                                 FB_SYNC_CLK_INVERT | FB_SYNC_DATA_INVERT |
                                 FB_SYNC_CLK_IDLE_EN,
               .vmode          = FB_VMODE_NONINTERLACED,
               .flag           = 0,
       }, {
               /* 240x33 @ 60 Hz */
               .name           = "Sharp-CLI",
               .refresh        = 60,
               .xres           = 240,
               .yres           = 33,
               .pixclock       = 185925,
               .left_margin    = 9,
               .right_margin   = 16,
               .upper_margin   = 7,
               .lower_margin   = 9 + 287,
               .hsync_len      = 1,
               .vsync_len      = 1,
               .sync           = FB_SYNC_HOR_HIGH_ACT | FB_SYNC_SHARP_MODE |
                                 FB_SYNC_CLK_INVERT | FB_SYNC_DATA_INVERT |
                                 FB_SYNC_CLK_IDLE_EN,
               .vmode          = FB_VMODE_NONINTERLACED,
               .flag           = 0,
       }, {
               /* 640x480 @ 60 Hz */
               .name           = "NEC-VGA",
               .refresh        = 60,
               .xres           = 640,
               .yres           = 480,
               .pixclock       = 38255,
               .left_margin    = 144,
               .right_margin   = 0,
               .upper_margin   = 34,
               .lower_margin   = 40,
               .hsync_len      = 1,
               .vsync_len      = 1,
               .sync           = FB_SYNC_VERT_HIGH_ACT | FB_SYNC_OE_ACT_HIGH,
               .vmode          = FB_VMODE_NONINTERLACED,
               .flag           = 0,
       }, {
               /* NTSC TV output */
               .name           = "TV-NTSC",
               .refresh        = 60,
               .xres           = 640,
               .yres           = 480,
               .pixclock       = 37538,
               .left_margin    = 38,
               .right_margin   = 858 - 640 - 38 - 3,
               .upper_margin   = 36,
               .lower_margin   = 518 - 480 - 36 - 1,
               .hsync_len      = 3,
               .vsync_len      = 1,
               .sync           = 0,
               .vmode          = FB_VMODE_NONINTERLACED,
               .flag           = 0,
       }, {
               /* PAL TV output */
               .name           = "TV-PAL",
               .refresh        = 50,
               .xres           = 640,
               .yres           = 480,
               .pixclock       = 37538,
               .left_margin    = 38,
               .right_margin   = 960 - 640 - 38 - 32,
               .upper_margin   = 32,
               .lower_margin   = 555 - 480 - 32 - 3,
               .hsync_len      = 32,
               .vsync_len      = 3,
               .sync           = 0,
               .vmode          = FB_VMODE_NONINTERLACED,
               .flag           = 0,
       }, {
               /* TV output VGA mode, 640x480 @ 65 Hz */
               .name           = "TV-VGA",
               .refresh        = 60,
               .xres           = 640,
               .yres           = 480,
               .pixclock       = 40574,
               .left_margin    = 35,
               .right_margin   = 45,
               .upper_margin   = 9,
               .lower_margin   = 1,
               .hsync_len      = 46,
               .vsync_len      = 5,
               .sync           = 0,
               .vmode          = FB_VMODE_NONINTERLACED,
               .flag           = 0,
       },
};

struct mx3fb_data {
       struct fb_info          *fbi;
       int                     backlight_level;
       void __iomem            *reg_base;
       spinlock_t              lock;
       struct device           *dev;

       uint32_t                h_start_width;
       uint32_t                v_start_width;
};

struct dma_chan_request {
       struct mx3fb_data       *mx3fb;
       enum ipu_channel        id;
};

/* MX3 specific framebuffer information. */
struct mx3fb_info {
       int                             blank;
       enum ipu_channel                ipu_ch;
       uint32_t                        cur_ipu_buf;

       u32                             pseudo_palette[16];

       struct completion               flip_cmpl;
       struct mutex                    mutex;  /* Protects fb-ops */
       struct mx3fb_data               *mx3fb;
       struct idmac_channel            *idmac_channel;
       struct dma_async_tx_descriptor  *txd;
       dma_cookie_t                    cookie;
       struct scatterlist              sg[2];

       u32                             sync;   /* preserve var->sync flags */
};

static void mx3fb_dma_done(void *);

/* Used fb-mode and bpp. Can be set on kernel command line, therefore file-static. */
static const char *fb_mode;
static unsigned long default_bpp = 16;

static u32 mx3fb_read_reg(struct mx3fb_data *mx3fb, unsigned long reg)
{
       return __raw_readl(mx3fb->reg_base + reg);
}

static void mx3fb_write_reg(struct mx3fb_data *mx3fb, u32 value, unsigned long reg)
{
       __raw_writel(value, mx3fb->reg_base + reg);
}

static const uint32_t di_mappings[] = {
       0x1600AAAA, 0x00E05555, 0x00070000, 3,  /* RGB888 */
       0x0005000F, 0x000B000F, 0x0011000F, 1,  /* RGB666 */
       0x0011000F, 0x000B000F, 0x0005000F, 1,  /* BGR666 */
       0x0004003F, 0x000A000F, 0x000F003F, 1   /* RGB565 */
};

static void sdc_fb_init(struct mx3fb_info *fbi)
{
       struct mx3fb_data *mx3fb = fbi->mx3fb;
       uint32_t reg;

       reg = mx3fb_read_reg(mx3fb, SDC_COM_CONF);

       mx3fb_write_reg(mx3fb, reg | SDC_COM_BG_EN, SDC_COM_CONF);
}

/* Returns enabled flag before uninit */
static uint32_t sdc_fb_uninit(struct mx3fb_info *fbi)
{
       struct mx3fb_data *mx3fb = fbi->mx3fb;
       uint32_t reg;

       reg = mx3fb_read_reg(mx3fb, SDC_COM_CONF);

       mx3fb_write_reg(mx3fb, reg & ~SDC_COM_BG_EN, SDC_COM_CONF);

       return reg & SDC_COM_BG_EN;
}

static void sdc_enable_channel(struct mx3fb_info *mx3_fbi)
{
       struct mx3fb_data *mx3fb = mx3_fbi->mx3fb;
       struct idmac_channel *ichan = mx3_fbi->idmac_channel;
       struct dma_chan *dma_chan = &ichan->dma_chan;
       unsigned long flags;
       dma_cookie_t cookie;

       dev_dbg(mx3fb->dev, "mx3fbi %p, desc %p, sg %p\n", mx3_fbi,
               to_tx_desc(mx3_fbi->txd), to_tx_desc(mx3_fbi->txd)->sg);

       /* This enables the channel */
       if (mx3_fbi->cookie < 0) {
               mx3_fbi->txd = dma_chan->device->device_prep_slave_sg(dma_chan,
                     &mx3_fbi->sg[0], 1, DMA_TO_DEVICE, DMA_PREP_INTERRUPT);
               if (!mx3_fbi->txd) {
                       dev_err(mx3fb->dev, "Cannot allocate descriptor on %d\n",
                               dma_chan->chan_id);
                       return;
               }

               mx3_fbi->txd->callback_param    = mx3_fbi->txd;
               mx3_fbi->txd->callback          = mx3fb_dma_done;

               cookie = mx3_fbi->txd->tx_submit(mx3_fbi->txd);
               dev_dbg(mx3fb->dev, "%d: Submit %p #%d [%c]\n", __LINE__,
                      mx3_fbi->txd, cookie, list_empty(&ichan->queue) ? '-' : '+');
       } else {
               if (!mx3_fbi->txd || !mx3_fbi->txd->tx_submit) {
                       dev_err(mx3fb->dev, "Cannot enable channel %d\n",
                               dma_chan->chan_id);
                       return;
               }

               /* Just re-activate the same buffer */
               dma_async_issue_pending(dma_chan);
               cookie = mx3_fbi->cookie;
               dev_dbg(mx3fb->dev, "%d: Re-submit %p #%d [%c]\n", __LINE__,
                      mx3_fbi->txd, cookie, list_empty(&ichan->queue) ? '-' : '+');
       }

       if (cookie >= 0) {
               spin_lock_irqsave(&mx3fb->lock, flags);
               sdc_fb_init(mx3_fbi);
               mx3_fbi->cookie = cookie;
               spin_unlock_irqrestore(&mx3fb->lock, flags);
       }

       /*
        * Attention! Without this msleep the channel keeps generating
        * interrupts. Next sdc_set_brightness() is going to be called
        * from mx3fb_blank().
        */
       msleep(2);
}

static void sdc_disable_channel(struct mx3fb_info *mx3_fbi)
{
       struct mx3fb_data *mx3fb = mx3_fbi->mx3fb;
       uint32_t enabled;
       unsigned long flags;

       spin_lock_irqsave(&mx3fb->lock, flags);

       enabled = sdc_fb_uninit(mx3_fbi);

       spin_unlock_irqrestore(&mx3fb->lock, flags);

       mx3_fbi->txd->chan->device->device_terminate_all(mx3_fbi->txd->chan);
       mx3_fbi->txd = NULL;
       mx3_fbi->cookie = -EINVAL;
}

/**
 * sdc_set_window_pos() - set window position of the respective plane.
 * @mx3fb:     mx3fb context.
 * @channel:   IPU DMAC channel ID.
 * @x_pos:     X coordinate relative to the top left corner to place window at.
 * @y_pos:     Y coordinate relative to the top left corner to place window at.
 * @return:    0 on success or negative error code on failure.
 */
static int sdc_set_window_pos(struct mx3fb_data *mx3fb, enum ipu_channel channel,
                             int16_t x_pos, int16_t y_pos)
{
       x_pos += mx3fb->h_start_width;
       y_pos += mx3fb->v_start_width;

       if (channel != IDMAC_SDC_0)
               return -EINVAL;

       mx3fb_write_reg(mx3fb, (x_pos << 16) | y_pos, SDC_BG_POS);
       return 0;
}

/**
 * sdc_init_panel() - initialize a synchronous LCD panel.
 * @mx3fb:             mx3fb context.
 * @panel:             panel type.
 * @pixel_clk:         desired pixel clock frequency in Hz.
 * @width:             width of panel in pixels.
 * @height:            height of panel in pixels.
 * @pixel_fmt:         pixel format of buffer as FOURCC ASCII code.
 * @h_start_width:     number of pixel clocks between the HSYNC signal pulse
 *                     and the start of valid data.
 * @h_sync_width:      width of the HSYNC signal in units of pixel clocks.
 * @h_end_width:       number of pixel clocks between the end of valid data
 *                     and the HSYNC signal for next line.
 * @v_start_width:     number of lines between the VSYNC signal pulse and the
 *                     start of valid data.
 * @v_sync_width:      width of the VSYNC signal in units of lines
 * @v_end_width:       number of lines between the end of valid data and the
 *                     VSYNC signal for next frame.
 * @sig:               bitfield of signal polarities for LCD interface.
 * @return:            0 on success or negative error code on failure.
 */
static int sdc_init_panel(struct mx3fb_data *mx3fb, enum ipu_panel panel,
                         uint32_t pixel_clk,
                         uint16_t width, uint16_t height,
                         enum pixel_fmt pixel_fmt,
                         uint16_t h_start_width, uint16_t h_sync_width,
                         uint16_t h_end_width, uint16_t v_start_width,
                         uint16_t v_sync_width, uint16_t v_end_width,
                         struct ipu_di_signal_cfg sig)
{
       unsigned long lock_flags;
       uint32_t reg;
       uint32_t old_conf;
       uint32_t div;
       struct clk *ipu_clk;

       dev_dbg(mx3fb->dev, "panel size = %d x %d", width, height);

       if (v_sync_width == 0 || h_sync_width == 0)
               return -EINVAL;

       /* Init panel size and blanking periods */
       reg = ((uint32_t) (h_sync_width - 1) << 26) |
               ((uint32_t) (width + h_start_width + h_end_width - 1) << 16);
       mx3fb_write_reg(mx3fb, reg, SDC_HOR_CONF);

#ifdef DEBUG
       printk(KERN_CONT " hor_conf %x,", reg);
#endif

       reg = ((uint32_t) (v_sync_width - 1) << 26) | SDC_V_SYNC_WIDTH_L |
           ((uint32_t) (height + v_start_width + v_end_width - 1) << 16);
       mx3fb_write_reg(mx3fb, reg, SDC_VER_CONF);

#ifdef DEBUG
       printk(KERN_CONT " ver_conf %x\n", reg);
#endif

       mx3fb->h_start_width = h_start_width;
       mx3fb->v_start_width = v_start_width;

       switch (panel) {
       case IPU_PANEL_SHARP_TFT:
               mx3fb_write_reg(mx3fb, 0x00FD0102L, SDC_SHARP_CONF_1);
               mx3fb_write_reg(mx3fb, 0x00F500F4L, SDC_SHARP_CONF_2);
               mx3fb_write_reg(mx3fb, SDC_COM_SHARP | SDC_COM_TFT_COLOR, SDC_COM_CONF);
               break;
       case IPU_PANEL_TFT:
               mx3fb_write_reg(mx3fb, SDC_COM_TFT_COLOR, SDC_COM_CONF);
               break;
       default:
               return -EINVAL;
       }

       /* Init clocking */

       /*
        * Calculate divider: fractional part is 4 bits so simply multiple by
        * 24 to get fractional part, as long as we stay under ~250MHz and on
        * i.MX31 it (HSP_CLK) is <= 178MHz. Currently 128.267MHz
        */
       dev_dbg(mx3fb->dev, "pixel clk = %d\n", pixel_clk);

       ipu_clk = clk_get(mx3fb->dev, "ipu_clk");
       div = clk_get_rate(ipu_clk) * 16 / pixel_clk;
       clk_put(ipu_clk);

       if (div < 0x40) {       /* Divider less than 4 */
               dev_dbg(mx3fb->dev,
                       "InitPanel() - Pixel clock divider less than 4\n");
               div = 0x40;
       }

       spin_lock_irqsave(&mx3fb->lock, lock_flags);

       /*
        * DISP3_IF_CLK_DOWN_WR is half the divider value and 2 fraction bits
        * fewer. Subtract 1 extra from DISP3_IF_CLK_DOWN_WR based on timing
        * debug. DISP3_IF_CLK_UP_WR is 0
        */
       mx3fb_write_reg(mx3fb, (((div / 8) - 1) << 22) | div, DI_DISP3_TIME_CONF);

       /* DI settings */
       old_conf = mx3fb_read_reg(mx3fb, DI_DISP_IF_CONF) & 0x78FFFFFF;
       old_conf |= sig.datamask_en << DI_D3_DATAMSK_SHIFT |
           sig.clksel_en << DI_D3_CLK_SEL_SHIFT |
           sig.clkidle_en << DI_D3_CLK_IDLE_SHIFT;
       mx3fb_write_reg(mx3fb, old_conf, DI_DISP_IF_CONF);

       old_conf = mx3fb_read_reg(mx3fb, DI_DISP_SIG_POL) & 0xE0FFFFFF;
       old_conf |= sig.data_pol << DI_D3_DATA_POL_SHIFT |
           sig.clk_pol << DI_D3_CLK_POL_SHIFT |
           sig.enable_pol << DI_D3_DRDY_SHARP_POL_SHIFT |
           sig.Hsync_pol << DI_D3_HSYNC_POL_SHIFT |
           sig.Vsync_pol << DI_D3_VSYNC_POL_SHIFT;
       mx3fb_write_reg(mx3fb, old_conf, DI_DISP_SIG_POL);

       switch (pixel_fmt) {
       case IPU_PIX_FMT_RGB24:
               mx3fb_write_reg(mx3fb, di_mappings[0], DI_DISP3_B0_MAP);
               mx3fb_write_reg(mx3fb, di_mappings[1], DI_DISP3_B1_MAP);
               mx3fb_write_reg(mx3fb, di_mappings[2], DI_DISP3_B2_MAP);
               mx3fb_write_reg(mx3fb, mx3fb_read_reg(mx3fb, DI_DISP_ACC_CC) |
                            ((di_mappings[3] - 1) << 12), DI_DISP_ACC_CC);
               break;
       case IPU_PIX_FMT_RGB666:
               mx3fb_write_reg(mx3fb, di_mappings[4], DI_DISP3_B0_MAP);
               mx3fb_write_reg(mx3fb, di_mappings[5], DI_DISP3_B1_MAP);
               mx3fb_write_reg(mx3fb, di_mappings[6], DI_DISP3_B2_MAP);
               mx3fb_write_reg(mx3fb, mx3fb_read_reg(mx3fb, DI_DISP_ACC_CC) |
                            ((di_mappings[7] - 1) << 12), DI_DISP_ACC_CC);
               break;
       case IPU_PIX_FMT_BGR666:
               mx3fb_write_reg(mx3fb, di_mappings[8], DI_DISP3_B0_MAP);
               mx3fb_write_reg(mx3fb, di_mappings[9], DI_DISP3_B1_MAP);
               mx3fb_write_reg(mx3fb, di_mappings[10], DI_DISP3_B2_MAP);
               mx3fb_write_reg(mx3fb, mx3fb_read_reg(mx3fb, DI_DISP_ACC_CC) |
                            ((di_mappings[11] - 1) << 12), DI_DISP_ACC_CC);
               break;
       default:
               mx3fb_write_reg(mx3fb, di_mappings[12], DI_DISP3_B0_MAP);
               mx3fb_write_reg(mx3fb, di_mappings[13], DI_DISP3_B1_MAP);
               mx3fb_write_reg(mx3fb, di_mappings[14], DI_DISP3_B2_MAP);
               mx3fb_write_reg(mx3fb, mx3fb_read_reg(mx3fb, DI_DISP_ACC_CC) |
                            ((di_mappings[15] - 1) << 12), DI_DISP_ACC_CC);
               break;
       }

       spin_unlock_irqrestore(&mx3fb->lock, lock_flags);

       dev_dbg(mx3fb->dev, "DI_DISP_IF_CONF = 0x%08X\n",
               mx3fb_read_reg(mx3fb, DI_DISP_IF_CONF));
       dev_dbg(mx3fb->dev, "DI_DISP_SIG_POL = 0x%08X\n",
               mx3fb_read_reg(mx3fb, DI_DISP_SIG_POL));
       dev_dbg(mx3fb->dev, "DI_DISP3_TIME_CONF = 0x%08X\n",
               mx3fb_read_reg(mx3fb, DI_DISP3_TIME_CONF));

       return 0;
}

/**
 * sdc_set_color_key() - set the transparent color key for SDC graphic plane.
 * @mx3fb:     mx3fb context.
 * @channel:   IPU DMAC channel ID.
 * @enable:    boolean to enable or disable color keyl.
 * @color_key: 24-bit RGB color to use as transparent color key.
 * @return:    0 on success or negative error code on failure.
 */
static int sdc_set_color_key(struct mx3fb_data *mx3fb, enum ipu_channel channel,
                            bool enable, uint32_t color_key)
{
       uint32_t reg, sdc_conf;
       unsigned long lock_flags;

       spin_lock_irqsave(&mx3fb->lock, lock_flags);

       sdc_conf = mx3fb_read_reg(mx3fb, SDC_COM_CONF);
       if (channel == IDMAC_SDC_0)
               sdc_conf &= ~SDC_COM_GWSEL;
       else
               sdc_conf |= SDC_COM_GWSEL;

       if (enable) {
               reg = mx3fb_read_reg(mx3fb, SDC_GW_CTRL) & 0xFF000000L;
               mx3fb_write_reg(mx3fb, reg | (color_key & 0x00FFFFFFL),
                            SDC_GW_CTRL);

               sdc_conf |= SDC_COM_KEY_COLOR_G;
       } else {
               sdc_conf &= ~SDC_COM_KEY_COLOR_G;
       }
       mx3fb_write_reg(mx3fb, sdc_conf, SDC_COM_CONF);

       spin_unlock_irqrestore(&mx3fb->lock, lock_flags);

       return 0;
}

/**
 * sdc_set_global_alpha() - set global alpha blending modes.
 * @mx3fb:     mx3fb context.
 * @enable:    boolean to enable or disable global alpha blending. If disabled,
 *             per pixel blending is used.
 * @alpha:     global alpha value.
 * @return:    0 on success or negative error code on failure.
 */
static int sdc_set_global_alpha(struct mx3fb_data *mx3fb, bool enable, uint8_t alpha)
{
       uint32_t reg;
       unsigned long lock_flags;

       spin_lock_irqsave(&mx3fb->lock, lock_flags);

       if (enable) {
               reg = mx3fb_read_reg(mx3fb, SDC_GW_CTRL) & 0x00FFFFFFL;
               mx3fb_write_reg(mx3fb, reg | ((uint32_t) alpha << 24), SDC_GW_CTRL);

               reg = mx3fb_read_reg(mx3fb, SDC_COM_CONF);
               mx3fb_write_reg(mx3fb, reg | SDC_COM_GLB_A, SDC_COM_CONF);
       } else {
               reg = mx3fb_read_reg(mx3fb, SDC_COM_CONF);
               mx3fb_write_reg(mx3fb, reg & ~SDC_COM_GLB_A, SDC_COM_CONF);
       }

       spin_unlock_irqrestore(&mx3fb->lock, lock_flags);

       return 0;
}

static void sdc_set_brightness(struct mx3fb_data *mx3fb, uint8_t value)
{
       /* This might be board-specific */
       mx3fb_write_reg(mx3fb, 0x03000000UL | value << 16, SDC_PWM_CTRL);
       return;
}

static uint32_t bpp_to_pixfmt(int bpp)
{
       uint32_t pixfmt = 0;
       switch (bpp) {
       case 24:
               pixfmt = IPU_PIX_FMT_BGR24;
               break;
       case 32:
               pixfmt = IPU_PIX_FMT_BGR32;
               break;
       case 16:
               pixfmt = IPU_PIX_FMT_RGB565;
               break;
       }
       return pixfmt;
}

static int mx3fb_blank(int blank, struct fb_info *fbi);
static int mx3fb_map_video_memory(struct fb_info *fbi);
static int mx3fb_unmap_video_memory(struct fb_info *fbi);

/**
 * mx3fb_set_fix() - set fixed framebuffer parameters from variable settings.
 * @info:      framebuffer information pointer
 * @return:    0 on success or negative error code on failure.
 */
static int mx3fb_set_fix(struct fb_info *fbi)
{
       struct fb_fix_screeninfo *fix = &fbi->fix;
       struct fb_var_screeninfo *var = &fbi->var;

       strncpy(fix->id, "DISP3 BG", 8);

       fix->line_length = var->xres_virtual * var->bits_per_pixel / 8;

       fix->type = FB_TYPE_PACKED_PIXELS;
       fix->accel = FB_ACCEL_NONE;
       fix->visual = FB_VISUAL_TRUECOLOR;
       fix->xpanstep = 1;
       fix->ypanstep = 1;

       return 0;
}

static void mx3fb_dma_done(void *arg)
{
       struct idmac_tx_desc *tx_desc = to_tx_desc(arg);
       struct dma_chan *chan = tx_desc->txd.chan;
       struct idmac_channel *ichannel = to_idmac_chan(chan);
       struct mx3fb_data *mx3fb = ichannel->client;
       struct mx3fb_info *mx3_fbi = mx3fb->fbi->par;

       dev_dbg(mx3fb->dev, "irq %d callback\n", ichannel->eof_irq);

       /* We only need one interrupt, it will be re-enabled as needed */
       disable_irq(ichannel->eof_irq);

       complete(&mx3_fbi->flip_cmpl);
}

/**
 * mx3fb_set_par() - set framebuffer parameters and change the operating mode.
 * @fbi:       framebuffer information pointer.
 * @return:    0 on success or negative error code on failure.
 */
static int mx3fb_set_par(struct fb_info *fbi)
{
       u32 mem_len;
       struct ipu_di_signal_cfg sig_cfg;
       enum ipu_panel mode = IPU_PANEL_TFT;
       struct mx3fb_info *mx3_fbi = fbi->par;
       struct mx3fb_data *mx3fb = mx3_fbi->mx3fb;
       struct idmac_channel *ichan = mx3_fbi->idmac_channel;
       struct idmac_video_param *video = &ichan->params.video;
       struct scatterlist *sg = mx3_fbi->sg;
       size_t screen_size;

       dev_dbg(mx3fb->dev, "%s [%c]\n", __func__, list_empty(&ichan->queue) ? '-' : '+');

       mutex_lock(&mx3_fbi->mutex);

       /* Total cleanup */
       if (mx3_fbi->txd)
               sdc_disable_channel(mx3_fbi);

       mx3fb_set_fix(fbi);

       mem_len = fbi->var.yres_virtual * fbi->fix.line_length;
       if (mem_len > fbi->fix.smem_len) {
               if (fbi->fix.smem_start)
                       mx3fb_unmap_video_memory(fbi);

               fbi->fix.smem_len = mem_len;
               if (mx3fb_map_video_memory(fbi) < 0) {
                       mutex_unlock(&mx3_fbi->mutex);
                       return -ENOMEM;
               }
       }

       screen_size = fbi->fix.line_length * fbi->var.yres;

       sg_init_table(&sg[0], 1);
       sg_init_table(&sg[1], 1);

       sg_dma_address(&sg[0])  = fbi->fix.smem_start;
       sg_set_page(&sg[0], virt_to_page(fbi->screen_base),
                   fbi->fix.smem_len,
                   offset_in_page(fbi->screen_base));

       if (mx3_fbi->ipu_ch == IDMAC_SDC_0) {
               memset(&sig_cfg, 0, sizeof(sig_cfg));
               if (fbi->var.sync & FB_SYNC_HOR_HIGH_ACT)
                       sig_cfg.Hsync_pol = true;
               if (fbi->var.sync & FB_SYNC_VERT_HIGH_ACT)
                       sig_cfg.Vsync_pol = true;
               if (fbi->var.sync & FB_SYNC_CLK_INVERT)
                       sig_cfg.clk_pol = true;
               if (fbi->var.sync & FB_SYNC_DATA_INVERT)
                       sig_cfg.data_pol = true;
               if (fbi->var.sync & FB_SYNC_OE_ACT_HIGH)
                       sig_cfg.enable_pol = true;
               if (fbi->var.sync & FB_SYNC_CLK_IDLE_EN)
                       sig_cfg.clkidle_en = true;
               if (fbi->var.sync & FB_SYNC_CLK_SEL_EN)
                       sig_cfg.clksel_en = true;
               if (fbi->var.sync & FB_SYNC_SHARP_MODE)
                       mode = IPU_PANEL_SHARP_TFT;

               dev_dbg(fbi->device, "pixclock = %ul Hz\n",
                       (u32) (PICOS2KHZ(fbi->var.pixclock) * 1000UL));

               if (sdc_init_panel(mx3fb, mode,
                                  (PICOS2KHZ(fbi->var.pixclock)) * 1000UL,
                                  fbi->var.xres, fbi->var.yres,
                                  (fbi->var.sync & FB_SYNC_SWAP_RGB) ?
                                  IPU_PIX_FMT_BGR666 : IPU_PIX_FMT_RGB666,
                                  fbi->var.left_margin,
                                  fbi->var.hsync_len,
                                  fbi->var.right_margin +
                                  fbi->var.hsync_len,
                                  fbi->var.upper_margin,
                                  fbi->var.vsync_len,
                                  fbi->var.lower_margin +
                                  fbi->var.vsync_len, sig_cfg) != 0) {
                       mutex_unlock(&mx3_fbi->mutex);
                       dev_err(fbi->device,
                               "mx3fb: Error initializing panel.\n");
                       return -EINVAL;
               }
       }

       sdc_set_window_pos(mx3fb, mx3_fbi->ipu_ch, 0, 0);

       mx3_fbi->cur_ipu_buf    = 0;

       video->out_pixel_fmt    = bpp_to_pixfmt(fbi->var.bits_per_pixel);
       video->out_width        = fbi->var.xres;
       video->out_height       = fbi->var.yres;
       video->out_stride       = fbi->var.xres_virtual;

       if (mx3_fbi->blank == FB_BLANK_UNBLANK)
               sdc_enable_channel(mx3_fbi);

       mutex_unlock(&mx3_fbi->mutex);

       return 0;
}

/**
 * mx3fb_check_var() - check and adjust framebuffer variable parameters.
 * @var:       framebuffer variable parameters
 * @fbi:       framebuffer information pointer
 */
static int mx3fb_check_var(struct fb_var_screeninfo *var, struct fb_info *fbi)
{
       struct mx3fb_info *mx3_fbi = fbi->par;
       u32 vtotal;
       u32 htotal;

       dev_dbg(fbi->device, "%s\n", __func__);

       if (var->xres_virtual < var->xres)
               var->xres_virtual = var->xres;
       if (var->yres_virtual < var->yres)
               var->yres_virtual = var->yres;

       if ((var->bits_per_pixel != 32) && (var->bits_per_pixel != 24) &&
           (var->bits_per_pixel != 16))
               var->bits_per_pixel = default_bpp;

       switch (var->bits_per_pixel) {
       case 16:
               var->red.length = 5;
               var->red.offset = 11;
               var->red.msb_right = 0;

               var->green.length = 6;
               var->green.offset = 5;
               var->green.msb_right = 0;

               var->blue.length = 5;
               var->blue.offset = 0;
               var->blue.msb_right = 0;

               var->transp.length = 0;
               var->transp.offset = 0;
               var->transp.msb_right = 0;
               break;
       case 24:
               var->red.length = 8;
               var->red.offset = 16;
               var->red.msb_right = 0;

               var->green.length = 8;
               var->green.offset = 8;
               var->green.msb_right = 0;

               var->blue.length = 8;
               var->blue.offset = 0;
               var->blue.msb_right = 0;

               var->transp.length = 0;
               var->transp.offset = 0;
               var->transp.msb_right = 0;
               break;
       case 32:
               var->red.length = 8;
               var->red.offset = 16;
               var->red.msb_right = 0;

               var->green.length = 8;
               var->green.offset = 8;
               var->green.msb_right = 0;

               var->blue.length = 8;
               var->blue.offset = 0;
               var->blue.msb_right = 0;

               var->transp.length = 8;
               var->transp.offset = 24;
               var->transp.msb_right = 0;
               break;
       }

       if (var->pixclock < 1000) {
               htotal = var->xres + var->right_margin + var->hsync_len +
                   var->left_margin;
               vtotal = var->yres + var->lower_margin + var->vsync_len +
                   var->upper_margin;
               var->pixclock = (vtotal * htotal * 6UL) / 100UL;
               var->pixclock = KHZ2PICOS(var->pixclock);
               dev_dbg(fbi->device, "pixclock set for 60Hz refresh = %u ps\n",
                       var->pixclock);
       }

       var->height = -1;
       var->width = -1;
       var->grayscale = 0;

       /* Preserve sync flags */
       var->sync |= mx3_fbi->sync;
       mx3_fbi->sync |= var->sync;

       return 0;
}

static u32 chan_to_field(unsigned int chan, struct fb_bitfield *bf)
{
       chan &= 0xffff;
       chan >>= 16 - bf->length;
       return chan << bf->offset;
}

static int mx3fb_setcolreg(unsigned int regno, unsigned int red,
                          unsigned int green, unsigned int blue,
                          unsigned int trans, struct fb_info *fbi)
{
       struct mx3fb_info *mx3_fbi = fbi->par;
       u32 val;
       int ret = 1;

       dev_dbg(fbi->device, "%s\n", __func__);

       mutex_lock(&mx3_fbi->mutex);
       /*
        * If greyscale is true, then we convert the RGB value
        * to greyscale no matter what visual we are using.
        */
       if (fbi->var.grayscale)
               red = green = blue = (19595 * red + 38470 * green +
                                     7471 * blue) >> 16;
       switch (fbi->fix.visual) {
       case FB_VISUAL_TRUECOLOR:
               /*
                * 16-bit True Colour.  We encode the RGB value
                * according to the RGB bitfield information.
                */
               if (regno < 16) {
                       u32 *pal = fbi->pseudo_palette;

                       val = chan_to_field(red, &fbi->var.red);
                       val |= chan_to_field(green, &fbi->var.green);
                       val |= chan_to_field(blue, &fbi->var.blue);

                       pal[regno] = val;

                       ret = 0;
               }
               break;

       case FB_VISUAL_STATIC_PSEUDOCOLOR:
       case FB_VISUAL_PSEUDOCOLOR:
               break;
       }
       mutex_unlock(&mx3_fbi->mutex);

       return ret;
}

/**
 * mx3fb_blank() - blank the display.
 */
static int mx3fb_blank(int blank, struct fb_info *fbi)
{
       struct mx3fb_info *mx3_fbi = fbi->par;
       struct mx3fb_data *mx3fb = mx3_fbi->mx3fb;

       dev_dbg(fbi->device, "%s\n", __func__);

       dev_dbg(fbi->device, "blank = %d\n", blank);

       if (mx3_fbi->blank == blank)
               return 0;

       mutex_lock(&mx3_fbi->mutex);
       mx3_fbi->blank = blank;

       switch (blank) {
       case FB_BLANK_POWERDOWN:
       case FB_BLANK_VSYNC_SUSPEND:
       case FB_BLANK_HSYNC_SUSPEND:
       case FB_BLANK_NORMAL:
               sdc_disable_channel(mx3_fbi);
               sdc_set_brightness(mx3fb, 0);
               break;
       case FB_BLANK_UNBLANK:
               sdc_enable_channel(mx3_fbi);
               sdc_set_brightness(mx3fb, mx3fb->backlight_level);
               break;
       }
       mutex_unlock(&mx3_fbi->mutex);

       return 0;
}

/**
 * mx3fb_pan_display() - pan or wrap the display
 * @var:       variable screen buffer information.
 * @info:      framebuffer information pointer.
 *
 * We look only at xoffset, yoffset and the FB_VMODE_YWRAP flag
 */
static int mx3fb_pan_display(struct fb_var_screeninfo *var,
                            struct fb_info *fbi)
{
       struct mx3fb_info *mx3_fbi = fbi->par;
       u32 y_bottom;
       unsigned long base;
       off_t offset;
       dma_cookie_t cookie;
       struct scatterlist *sg = mx3_fbi->sg;
       struct dma_chan *dma_chan = &mx3_fbi->idmac_channel->dma_chan;
       struct dma_async_tx_descriptor *txd;
       int ret;

       dev_dbg(fbi->device, "%s [%c]\n", __func__,
               list_empty(&mx3_fbi->idmac_channel->queue) ? '-' : '+');

       if (var->xoffset > 0) {
               dev_dbg(fbi->device, "x panning not supported\n");
               return -EINVAL;
       }

       if (fbi->var.xoffset == var->xoffset &&
           fbi->var.yoffset == var->yoffset)
               return 0;       /* No change, do nothing */

       y_bottom = var->yoffset;

       if (!(var->vmode & FB_VMODE_YWRAP))
               y_bottom += var->yres;

       if (y_bottom > fbi->var.yres_virtual)
               return -EINVAL;

       mutex_lock(&mx3_fbi->mutex);

       offset = (var->yoffset * var->xres_virtual + var->xoffset) *
               (var->bits_per_pixel / 8);
       base = fbi->fix.smem_start + offset;

       dev_dbg(fbi->device, "Updating SDC BG buf %d address=0x%08lX\n",
               mx3_fbi->cur_ipu_buf, base);

       /*
        * We enable the End of Frame interrupt, which will free a tx-descriptor,
        * which we will need for the next device_prep_slave_sg(). The
        * IRQ-handler will disable the IRQ again.
        */
       init_completion(&mx3_fbi->flip_cmpl);
       enable_irq(mx3_fbi->idmac_channel->eof_irq);

       ret = wait_for_completion_timeout(&mx3_fbi->flip_cmpl, HZ / 10);
       if (ret <= 0) {
               mutex_unlock(&mx3_fbi->mutex);
               dev_info(fbi->device, "Panning failed due to %s\n", ret < 0 ?
                        "user interrupt" : "timeout");
               return ret ? : -ETIMEDOUT;
       }

       mx3_fbi->cur_ipu_buf = !mx3_fbi->cur_ipu_buf;

       sg_dma_address(&sg[mx3_fbi->cur_ipu_buf]) = base;
       sg_set_page(&sg[mx3_fbi->cur_ipu_buf],
                   virt_to_page(fbi->screen_base + offset), fbi->fix.smem_len,
                   offset_in_page(fbi->screen_base + offset));

       txd = dma_chan->device->device_prep_slave_sg(dma_chan, sg +
               mx3_fbi->cur_ipu_buf, 1, DMA_TO_DEVICE, DMA_PREP_INTERRUPT);
       if (!txd) {
               dev_err(fbi->device,
                       "Error preparing a DMA transaction descriptor.\n");
               mutex_unlock(&mx3_fbi->mutex);
               return -EIO;
       }

       txd->callback_param     = txd;
       txd->callback           = mx3fb_dma_done;

       /*
        * Emulate original mx3fb behaviour: each new call to idmac_tx_submit()
        * should switch to another buffer
        */
       cookie = txd->tx_submit(txd);
       dev_dbg(fbi->device, "%d: Submit %p #%d\n", __LINE__, txd, cookie);
       if (cookie < 0) {
               dev_err(fbi->device,
                       "Error updating SDC buf %d to address=0x%08lX\n",
                       mx3_fbi->cur_ipu_buf, base);
               mutex_unlock(&mx3_fbi->mutex);
               return -EIO;
       }

       if (mx3_fbi->txd)
               async_tx_ack(mx3_fbi->txd);
       mx3_fbi->txd = txd;

       fbi->var.xoffset = var->xoffset;
       fbi->var.yoffset = var->yoffset;

       if (var->vmode & FB_VMODE_YWRAP)
               fbi->var.vmode |= FB_VMODE_YWRAP;
       else
               fbi->var.vmode &= ~FB_VMODE_YWRAP;

       mutex_unlock(&mx3_fbi->mutex);

       dev_dbg(fbi->device, "Update complete\n");

       return 0;
}

/*
 * This structure contains the pointers to the control functions that are
 * invoked by the core framebuffer driver to perform operations like
 * blitting, rectangle filling, copy regions and cursor definition.
 */
static struct fb_ops mx3fb_ops = {
       .owner = THIS_MODULE,
       .fb_set_par = mx3fb_set_par,
       .fb_check_var = mx3fb_check_var,
       .fb_setcolreg = mx3fb_setcolreg,
       .fb_pan_display = mx3fb_pan_display,
       .fb_fillrect = cfb_fillrect,
       .fb_copyarea = cfb_copyarea,
       .fb_imageblit = cfb_imageblit,
       .fb_blank = mx3fb_blank,
};

#ifdef CONFIG_PM
/*
 * Power management hooks.      Note that we won't be called from IRQ context,
 * unlike the blank functions above, so we may sleep.
 */

/*
 * Suspends the framebuffer and blanks the screen. Power management support
 */
static int mx3fb_suspend(struct platform_device *pdev, pm_message_t state)
{
       struct mx3fb_data *drv_data = platform_get_drvdata(pdev);
       struct mx3fb_info *mx3_fbi = drv_data->fbi->par;

       acquire_console_sem();
       fb_set_suspend(drv_data->fbi, 1);
       release_console_sem();

       if (mx3_fbi->blank == FB_BLANK_UNBLANK) {
               sdc_disable_channel(mx3_fbi);
               sdc_set_brightness(mx3fb, 0);

       }
       return 0;
}

/*
 * Resumes the framebuffer and unblanks the screen. Power management support
 */
static int mx3fb_resume(struct platform_device *pdev)
{
       struct mx3fb_data *drv_data = platform_get_drvdata(pdev);
       struct mx3fb_info *mx3_fbi = drv_data->fbi->par;

       if (mx3_fbi->blank == FB_BLANK_UNBLANK) {
               sdc_enable_channel(mx3_fbi);
               sdc_set_brightness(mx3fb, drv_data->backlight_level);
       }

       acquire_console_sem();
       fb_set_suspend(drv_data->fbi, 0);
       release_console_sem();

       return 0;
}
#else
#define mx3fb_suspend   NULL
#define mx3fb_resume    NULL
#endif

/*
 * Main framebuffer functions
 */

/**
 * mx3fb_map_video_memory() - allocates the DRAM memory for the frame buffer.
 * @fbi:       framebuffer information pointer
 * @return:    Error code indicating success or failure
 *
 * This buffer is remapped into a non-cached, non-buffered, memory region to
 * allow palette and pixel writes to occur without flushing the cache. Once this
 * area is remapped, all virtual memory access to the video memory should occur
 * at the new region.
 */
static int mx3fb_map_video_memory(struct fb_info *fbi)
{
       int retval = 0;
       dma_addr_t addr;

       fbi->screen_base = dma_alloc_writecombine(fbi->device,
                                                 fbi->fix.smem_len,
                                                 &addr, GFP_DMA);

       if (!fbi->screen_base) {
               dev_err(fbi->device, "Cannot allocate %u bytes framebuffer memory\n",
                       fbi->fix.smem_len);
               retval = -EBUSY;
               goto err0;
       }

       fbi->fix.smem_start = addr;

       dev_dbg(fbi->device, "allocated fb @ p=0x%08x, v=0x%p, size=%d.\n",
               (uint32_t) fbi->fix.smem_start, fbi->screen_base, fbi->fix.smem_len);

       fbi->screen_size = fbi->fix.smem_len;

       /* Clear the screen */
       memset((char *)fbi->screen_base, 0, fbi->fix.smem_len);

       return 0;

err0:
       fbi->fix.smem_len = 0;
       fbi->fix.smem_start = 0;
       fbi->screen_base = NULL;
       return retval;
}

/**
 * mx3fb_unmap_video_memory() - de-allocate frame buffer memory.
 * @fbi:       framebuffer information pointer
 * @return:    error code indicating success or failure
 */
static int mx3fb_unmap_video_memory(struct fb_info *fbi)
{
       dma_free_writecombine(fbi->device, fbi->fix.smem_len,
                             fbi->screen_base, fbi->fix.smem_start);

       fbi->screen_base = 0;
       fbi->fix.smem_start = 0;
       fbi->fix.smem_len = 0;
       return 0;
}

/**
 * mx3fb_init_fbinfo() - initialize framebuffer information object.
 * @return:    initialized framebuffer structure.
 */
static struct fb_info *mx3fb_init_fbinfo(struct device *dev, struct fb_ops *ops)
{
       struct fb_info *fbi;
       struct mx3fb_info *mx3fbi;
       int ret;

       /* Allocate sufficient memory for the fb structure */
       fbi = framebuffer_alloc(sizeof(struct mx3fb_info), dev);
       if (!fbi)
               return NULL;

       mx3fbi                  = fbi->par;
       mx3fbi->cookie          = -EINVAL;
       mx3fbi->cur_ipu_buf     = 0;

       fbi->var.activate       = FB_ACTIVATE_NOW;

       fbi->fbops              = ops;
       fbi->flags              = FBINFO_FLAG_DEFAULT;
       fbi->pseudo_palette     = mx3fbi->pseudo_palette;

       mutex_init(&mx3fbi->mutex);

       /* Allocate colormap */
       ret = fb_alloc_cmap(&fbi->cmap, 16, 0);
       if (ret < 0) {
               framebuffer_release(fbi);
               return NULL;
       }

       return fbi;
}

static int init_fb_chan(struct mx3fb_data *mx3fb, struct idmac_channel *ichan)
{
       struct device *dev = mx3fb->dev;
       struct mx3fb_platform_data *mx3fb_pdata = dev->platform_data;
       const char *name = mx3fb_pdata->name;
       unsigned int irq;
       struct fb_info *fbi;
       struct mx3fb_info *mx3fbi;
       const struct fb_videomode *mode;
       int ret, num_modes;

       ichan->client = mx3fb;
       irq = ichan->eof_irq;

       if (ichan->dma_chan.chan_id != IDMAC_SDC_0)
               return -EINVAL;

       fbi = mx3fb_init_fbinfo(dev, &mx3fb_ops);
       if (!fbi)
               return -ENOMEM;

       if (!fb_mode)
               fb_mode = name;

       if (!fb_mode) {
               ret = -EINVAL;
               goto emode;
       }

       if (mx3fb_pdata->mode && mx3fb_pdata->num_modes) {
               mode = mx3fb_pdata->mode;
               num_modes = mx3fb_pdata->num_modes;
       } else {
               mode = mx3fb_modedb;
               num_modes = ARRAY_SIZE(mx3fb_modedb);
       }

       if (!fb_find_mode(&fbi->var, fbi, fb_mode, mode,
                         num_modes, NULL, default_bpp)) {
               ret = -EBUSY;
               goto emode;
       }

       fb_videomode_to_modelist(mode, num_modes, &fbi->modelist);

       /* Default Y virtual size is 2x panel size */
       fbi->var.yres_virtual = fbi->var.yres * 2;

       mx3fb->fbi = fbi;

       /* set Display Interface clock period */
       mx3fb_write_reg(mx3fb, 0x00100010L, DI_HSP_CLK_PER);
       /* Might need to trigger HSP clock change - see 44.3.3.8.5 */

       sdc_set_brightness(mx3fb, 255);
       sdc_set_global_alpha(mx3fb, true, 0xFF);
       sdc_set_color_key(mx3fb, IDMAC_SDC_0, false, 0);

       mx3fbi                  = fbi->par;
       mx3fbi->idmac_channel   = ichan;
       mx3fbi->ipu_ch          = ichan->dma_chan.chan_id;
       mx3fbi->mx3fb           = mx3fb;
       mx3fbi->blank           = FB_BLANK_NORMAL;

       init_completion(&mx3fbi->flip_cmpl);
       disable_irq(ichan->eof_irq);
       dev_dbg(mx3fb->dev, "disabling irq %d\n", ichan->eof_irq);
       ret = mx3fb_set_par(fbi);
       if (ret < 0)
               goto esetpar;

       mx3fb_blank(FB_BLANK_UNBLANK, fbi);

       dev_info(dev, "mx3fb: fb registered, using mode %s\n", fb_mode);

       ret = register_framebuffer(fbi);
       if (ret < 0)
               goto erfb;

       return 0;

erfb:
esetpar:
emode:
       fb_dealloc_cmap(&fbi->cmap);
       framebuffer_release(fbi);

       return ret;
}

static bool chan_filter(struct dma_chan *chan, void *arg)
{
       struct dma_chan_request *rq = arg;
       struct device *dev;
       struct mx3fb_platform_data *mx3fb_pdata;

       if (!rq)
               return false;

       dev = rq->mx3fb->dev;
       mx3fb_pdata = dev->platform_data;

       return rq->id == chan->chan_id &&
               mx3fb_pdata->dma_dev == chan->device->dev;
}

static void release_fbi(struct fb_info *fbi)
{
       mx3fb_unmap_video_memory(fbi);

       fb_dealloc_cmap(&fbi->cmap);

       unregister_framebuffer(fbi);
       framebuffer_release(fbi);
}

static int mx3fb_probe(struct platform_device *pdev)
{
       struct device *dev = &pdev->dev;
       int ret;
       struct resource *sdc_reg;
       struct mx3fb_data *mx3fb;
       dma_cap_mask_t mask;
       struct dma_chan *chan;
       struct dma_chan_request rq;

       /*
        * Display Interface (DI) and Synchronous Display Controller (SDC)
        * registers
        */
       sdc_reg = platform_get_resource(pdev, IORESOURCE_MEM, 0);
       if (!sdc_reg)
               return -EINVAL;

       mx3fb = kzalloc(sizeof(*mx3fb), GFP_KERNEL);
       if (!mx3fb)
               return -ENOMEM;

       spin_lock_init(&mx3fb->lock);

       mx3fb->reg_base = ioremap(sdc_reg->start, resource_size(sdc_reg));
       if (!mx3fb->reg_base) {
               ret = -ENOMEM;
               goto eremap;
       }

       pr_debug("Remapped %x to %x at %p\n", sdc_reg->start, sdc_reg->end,
                mx3fb->reg_base);

       /* IDMAC interface */
       dmaengine_get();

       mx3fb->dev = dev;
       platform_set_drvdata(pdev, mx3fb);

       rq.mx3fb = mx3fb;

       dma_cap_zero(mask);
       dma_cap_set(DMA_SLAVE, mask);
       dma_cap_set(DMA_PRIVATE, mask);
       rq.id = IDMAC_SDC_0;
       chan = dma_request_channel(mask, chan_filter, &rq);
       if (!chan) {
               ret = -EBUSY;
               goto ersdc0;
       }

       ret = init_fb_chan(mx3fb, to_idmac_chan(chan));
       if (ret < 0)
               goto eisdc0;

       mx3fb->backlight_level = 255;

       return 0;

eisdc0:
       dma_release_channel(chan);
ersdc0:
       dmaengine_put();
       iounmap(mx3fb->reg_base);
eremap:
       kfree(mx3fb);
       dev_err(dev, "mx3fb: failed to register fb\n");
       return ret;
}

static int mx3fb_remove(struct platform_device *dev)
{
       struct mx3fb_data *mx3fb = platform_get_drvdata(dev);
       struct fb_info *fbi = mx3fb->fbi;
       struct mx3fb_info *mx3_fbi = fbi->par;
       struct dma_chan *chan;

       chan = &mx3_fbi->idmac_channel->dma_chan;
       release_fbi(fbi);

       dma_release_channel(chan);
       dmaengine_put();

       iounmap(mx3fb->reg_base);
       kfree(mx3fb);
       return 0;
}

static struct platform_driver mx3fb_driver = {
       .driver = {
                  .name = MX3FB_NAME,
       },
       .probe = mx3fb_probe,
       .remove = mx3fb_remove,
       .suspend = mx3fb_suspend,
       .resume = mx3fb_resume,
};

/*
 * Parse user specified options (`video=mx3fb:')
 * example:
 *     video=mx3fb:bpp=16
 */
static int mx3fb_setup(void)
{
#ifndef MODULE
       char *opt, *options = NULL;

       if (fb_get_options("mx3fb", &options))
               return -ENODEV;

       if (!options || !*options)
               return 0;

       while ((opt = strsep(&options, ",")) != NULL) {
               if (!*opt)
                       continue;
               if (!strncmp(opt, "bpp=", 4))
                       default_bpp = simple_strtoul(opt + 4, NULL, 0);
               else
                       fb_mode = opt;
       }
#endif

       return 0;
}

static int __init mx3fb_init(void)
{
       int ret = mx3fb_setup();

       if (ret < 0)
               return ret;

       ret = platform_driver_register(&mx3fb_driver);
       return ret;
}

static void __exit mx3fb_exit(void)
{
       platform_driver_unregister(&mx3fb_driver);
}

module_init(mx3fb_init);
module_exit(mx3fb_exit);

MODULE_AUTHOR("Freescale Semiconductor, Inc.");
MODULE_DESCRIPTION("MX3 framebuffer driver");
MODULE_ALIAS("platform:" MX3FB_NAME);
MODULE_LICENSE("GPL v2");