blob: 4e35644134234f18e2464e268dfa6bfd5804afcd (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
|
/* linux/arch/arm/plat-s5p/include/plat/fimc_is.h
*
* Copyright (C) 2011 Samsung Electronics, Co. Ltd
*
* Exynos 4 series FIMC-IS slave device support
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
#ifndef EXYNOS_FIMC_IS_H_
#define EXYNOS_FIMC_IS_H_ __FILE__
#include <linux/videodev2.h>
#define FIMC_IS_MAX_CAMIF_CLIENTS 2
#define FIMC_IS_MAX_SENSOR_NAME_LEN 16
#define EXYNOS4_FIMC_IS_MAX_DIV_CLOCKS 2
#define EXYNOS4_FIMC_IS_MAX_CONTROL_CLOCKS 16
#define UART_ISP_SEL 0
#define UART_ISP_RATIO 1
#define to_fimc_is_plat(d) (to_platform_device(d)->dev.platform_data)
#if defined(CONFIG_ARCH_EXYNOS5)
enum exynos5_csi_id {
CSI_ID_A = 0,
CSI_ID_B
};
enum exynos5_flite_id {
FLITE_ID_A = 0,
FLITE_ID_B
};
enum exynos5_sensor_position {
SENSOR_POSITION_REAR = 0,
SENSOR_POSITION_FRONT
};
enum exynos5_sensor_id {
SENSOR_NAME_S5K3H2 = 1,
SENSOR_NAME_S5K6A3 = 2,
SENSOR_NAME_S5K4E5 = 3,
SENSOR_NAME_S5K3H7 = 4,
SENSOR_NAME_CUSTOM = 5,
SENSOR_NAME_END
};
enum exynos5_sensor_channel {
SENSOR_CONTROL_I2C0 = 0,
SENSOR_CONTROL_I2C1 = 1
};
#endif
struct platform_device;
#if defined(CONFIG_ARCH_EXYNOS5)
/**
* struct exynos5_fimc_is_sensor_info - image sensor information required for host
* interace configuration.
*/
struct exynos5_fimc_is_sensor_info {
char sensor_name[FIMC_IS_MAX_SENSOR_NAME_LEN];
enum exynos5_sensor_position sensor_position;
enum exynos5_sensor_id sensor_id;
enum exynos5_csi_id csi_id;
enum exynos5_flite_id flite_id;
enum exynos5_sensor_channel i2c_channel;
int max_width;
int max_height;
int max_frame_rate;
int mipi_lanes; /* MIPI data lanes */
int mipi_settle; /* MIPI settle */
int mipi_align; /* MIPI data align: 24/32 */
};
#endif
/**
* struct exynos4_platform_fimc_is - camera host interface platform data
*
* @isp_info: properties of camera sensor required for host interface setup
*/
struct exynos4_platform_fimc_is {
int hw_ver;
struct clk *div_clock[EXYNOS4_FIMC_IS_MAX_DIV_CLOCKS];
struct clk *control_clock[EXYNOS4_FIMC_IS_MAX_CONTROL_CLOCKS];
void (*cfg_gpio)(struct platform_device *pdev);
int (*clk_get)(struct platform_device *pdev);
int (*clk_put)(struct platform_device *pdev);
int (*clk_cfg)(struct platform_device *pdev);
int (*clk_on)(struct platform_device *pdev);
int (*clk_off)(struct platform_device *pdev);
};
#if defined(CONFIG_ARCH_EXYNOS5)
struct exynos5_platform_fimc_is {
int hw_ver;
struct exynos5_fimc_is_sensor_info
*sensor_info[FIMC_IS_MAX_CAMIF_CLIENTS];
void (*cfg_gpio)(struct platform_device *pdev);
int (*clk_cfg)(struct platform_device *pdev);
int (*clk_on)(struct platform_device *pdev);
int (*clk_off)(struct platform_device *pdev);
};
#endif
extern struct exynos4_platform_fimc_is exynos4_fimc_is_default_data;
extern void exynos4_fimc_is_set_platdata(struct exynos4_platform_fimc_is *pd);
#if defined(CONFIG_ARCH_EXYNOS5)
extern void exynos5_fimc_is_set_platdata(struct exynos5_platform_fimc_is *pd);
#endif
/* defined by architecture to configure gpio */
extern void exynos_fimc_is_cfg_gpio(struct platform_device *pdev);
/* platform specific clock functions */
extern int exynos_fimc_is_cfg_clk(struct platform_device *pdev);
extern int exynos_fimc_is_clk_on(struct platform_device *pdev);
extern int exynos_fimc_is_clk_off(struct platform_device *pdev);
extern int exynos_fimc_is_clk_get(struct platform_device *pdev);
extern int exynos_fimc_is_clk_put(struct platform_device *pdev);
#if defined(CONFIG_ARCH_EXYNOS5)
/* defined by architecture to configure gpio */
extern void exynos5_fimc_is_cfg_gpio(struct platform_device *pdev);
/* platform specific clock functions */
extern int exynos5_fimc_is_cfg_clk(struct platform_device *pdev);
extern int exynos5_fimc_is_clk_on(struct platform_device *pdev);
extern int exynos5_fimc_is_clk_off(struct platform_device *pdev);
#endif
#endif /* EXYNOS_FIMC_IS_H_ */
|
